K4S161622E Datasheet, PDF (4/42 Pages) Samsung semiconductor – 1M x 16 SDRAM

K4S161622E
CMOS SDRAM
ABSOLUTE MAXIMUM RATINGS
Parameter
Voltage on any pin relative to Vss
Voltage on VDD supply relative to Vss
Storage temperature
Power dissipation
Short circuit current
Symbol
VIN, VOUT
VDD, VDDQ
TSTG
PD
IOS
Value
Unit
-1.0 ~ 4.6
V
-1.0 ~ 4.6
V
-55 ~ +150
°C
1
W
50
mA
Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
DC OPERATING CONDITIONS
Recommended operating conditions (Voltage referenced to VSS = 0V, TA = 0 to 70°C)
Parameter
Symbol
Min
Typ
Max
Unit
Supply voltage
VDD, VDDQ
3.0
3.3
3.6
V
Input logic high votlage
VIH
2.0
3.0
VDDQ+0.3
V
Input logic low voltage
VIL
-0.3
0
0.8
V
Output logic high voltage
VOH
2.4
-
-
V
Output logic low voltage
VOL
-
-
0.4
V
Input leakage current
ILI
-10
-
10
uA
N: ote : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ VIN ≤ VDDQ.
Input leakage currents include HI-Z output leakage for all bi-directional buffers with Tri-State outputs.
Note
1
2
IOH = -2mA
IOL = 2mA
3
CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF =1.4V ± 200 mV)
Pin
Symbol
Min
Clock
CCLK
2
RAS, CAS, WE, CS, CKE, L(U)DQM
CIN
2
Address
CADD
2
DQ0 ~ DQ15
COUT
3
DECOUPLING CAPACITANCE GUIDE LINE
Recommended decoupling capacitance added to power line at board.
Parameter
Decoupling Capacitance between VDD and VSS
Decoupling Capacitance between VDDQ and VSSQ
Symbol
CDC1
CDC2
Note : 1. VDD and VDDQ pins are separated each other.
All VDD pins are connected in chip. All VDDQ pins are connected in chip.
2. VSS and VSSQ pins are separated each other
All VSS pins are connected in chip. All VSSQ pins are connected in chip.
Max
4
4
4
5
Value
0.1 + 0.01
0.1 + 0.01
Unit
pF
pF
pF
pF
Unit
uF
uF
Rev 1.1 Jan '03