English
Language : 

DS_K7R323682M Datasheet, PDF (2/19 Pages) Samsung semiconductor – 1Mx36 & 2Mx18 & 4Mx9 QDRTM II b2 SRAM
K7R323682M
K7R321882M
K7R320982M
1Mx36 & 2Mx18 & 4Mx9 QDRTM II b2 SRAM
1Mx36-bit, 2Mx18-bit, 4Mx9-bit QDRTM II b2 SRAM
FEATURES
• 1.8V+0.1V/-0.1V Power Supply.
• DLL circuitry for wide output data valid window and future
freguency scaling.
• I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O,
1.8V+0.1V/-0.1V for 1.8V I/O.
• Separate independent read and write data ports
with concurrent read and write operation
• HSTL I/O
• Full data coherency, providing most current data .
• Synchronous pipeline read with self timed early write.
• Registered address, control and data input/output.
• DDR(Double Data Rate) Interface on read and write ports.
• Fixed 2-bit burst for both read and write operation.
• Clock-stop supports to reduce current.
• Two input clocks(K and K) for accurate DDR timing at clock
rising edges only.
• Two input clocks for output data(C and C) to minimize
clock-skew and flight-time mismatches.
• Two echo clocks (CQ and CQ) to enhance output data
traceability.
• Single address bus.
• Byte write (x9, x18, x36) function.
• Sepatate read/write control pin(R and W)
• Simple depth expansion with no data contention.
• Programmable output impenance.
• JTAG 1149.1 compatible test access port.
• 165FBGA(11x15 ball aray FBGA) with body size of 15x17mm
Organization
Part
Number
Cycle Access
Time Time Unit
K7R323682M-FC20 5.0
0.45 ns
X36
K7R323682M-FC16 6.0
0.50 ns
K7R321882M-FC20 5.0
0.45 ns
X18
K7R321882M-FC16 6.0
0.50 ns
K7R320982M-FC20 5.0
0.45 ns
X9
K7R320982M-FC16 6.0
0.50 ns
FUNCTIONAL BLOCK DIAGRAM
36 (or 18) DATA
D(Data in)
REG
19 (or 20) ADD
ADDRESS
REG
19
(or 20)
R
W
BWX
CTRL
4(or 2) LOGIC
36 (or 18) 36 (or 18)
WRITE DRIVER
1Mx36
(2Mx18)
MEMORY
ARRAY
72
(or 36)
72
(or 36)
K
K
CLK
GEN
C
SELECT OUTPUT CONTROL
C
Notes: 1. Numbers in ( ) are for x18 device, x9 device also the same with appropriate adjustments of depth and width.
36 (or 18)
Q(Data Out)
CQ, CQ
(Echo Clock out)
QDR SRAM and Quad Data Rate comprise a new family of products developed by Cypress, Hitachi, IDT, Micron, NEC and Samsung techno logy.
-2-
Dec. 2003
Rev 2.0