|
4570 Datasheet, PDF (50/69 Pages) Renesas Technology Corp – SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER | |||
|
◁ |
MITSUBISHI MICROCOMPUTERS
4570 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
Parameter
Instruction code
Mnemonic
Type of
instructions
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Hexadecimal
notation
Function
TC2A
1 0 1 0 1 0 1 0 0 1 2 A 9 1 1 (C21, C20) â (A1, A0)
NOP
POF
0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 (PC) â (PC) + 1
0 0 0 0 0 0 0 0 1 0 0 0 2 1 1 Transition to RAM back-up mode
EPOF
0 0 0 1 0 1 1 0 1 1 0 5 B 1 1 POF instruction valid
SNZP
0 0 0 0 0 0 0 0 1 1 0 0 3 1 1 (P) = 1 ?
WRST
TABSI
TSIAB
TAMR
TMRA
SBK
RBK
1 0 1 0 1 0 0 0 0 0 2 A 0 1 1 (WDF1) â 0, (WEF) â 1
1 0 0 1 1 1 1 0 0 0 2 7 8 1 1 (B) â (SI7âSI4)
(A) â (SI3âSI0)
1 0 0 0 1 1 1 0 0 0 2 3 8 1 1 (SI7âSI4) â (B)
(SI3âSI0) â (A)
1 0 0 1 0 1 0 0 1 0 2 5 2 1 1 (A) â (MR3âMR0)
1 0 0 0 0 1 0 1 1 0 2 1 6 1 1 (MR3âMR0) â (A)
0 0 0 1 0 0 0 0 0 1 0 4 1 1 1 When executing the TABP p instruction,
p6 â 1
0 0 0 1 0 0 0 0 0 0 0 4 0 1 1 When executing the TABP p instruction,
p6 â 0
MITSUBISHI MICROCOMPUTERS
4570 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
Skip condition
Detailed description
â
â Transfers the contents of register A to carrier wave output control register C2.
â
â
â
(P) = 1
â
â
â
â
â
â
â
â No operation
â Puts the system in RAM back-up mode state by executing the POF instruction after executing the
EPOF instruction.
â Validates the POF instruction which is executed after the EPOF instruction by executing the EPOF
instruction.
â Skips the next instruction when P flag is â1.â
After skipping, P flag remains unchanged.
â Operates the watchdog timer and initializes the watchdog timer flag (WDF1).
â Transfers the contents of general-purpose register SI to registers A and B.
â Transfers the contents of registers A and B to general-purpose register SI.
â Transfers the contents of clock control register MR to register A.
â Transfers the contents of register A to clock control register MR.
â Data area which is referred when executing the TABP p instruction is set to pages 64 to 127.
This setting is valid only for the TABP p instruction.
â Data area which is referred when executing the TABP p instruction is set to pages 0 to 63.
This setting is valid only for the TABP p instruction.
If the SBK instruction is not executed, p6 when executing the TABP p instruction is â0.â
56
57
|
▷ |