HD6473258P10V Datasheet, PDF (251/301 Pages) Renesas Technology Corp – Hitachi Single-Chip Microcomputer

(3) E Clock Bus Cycle
Ø
E
A15 to A0, IOS
AS
RD, WR
D7 to D0
(Read)
D7 to D0
(Write)
tAD
tAS1
tED
tEr
tED
tEf
tSD
tAH
tAD
tAD
tRDS
tRDH
tRDHE
tWDHE
Figure 15-6. E Clock Bus Cycle
15.3.2 Control Signal Timing
(1) Reset Input Timing
Fig. 15-6
Ø
RES
MD1 and
MD0
t MDS
tRESS
tRESS
tRESW
Figure 15-7. Reset Input Timing
248