H8S-2639 Datasheet, PDF (1127/1547 Pages) Renesas Technology Corp – 16-Bit Single-Chip Microcomputer

Section 24 Electrical Characteristics
(3) Bus Timing
Table 24-41 lists the bus timing.
Table 24-41 Bus Timing
Conditions: V_CC = 4.5 V to 5.5 V, PWMV_CC = 4.5 V to 5.5 V, AV_CC = 4.5 V to 5.5 V,
V_ref = 4.5 V to AV_CC, V_SS = PWMV_SS = PLLV_SS = AV_SS = 0 V,
T_a = –20°C to +75°C (regular specifications), T_a = –40°C to +85°C (wide-range
specifications)
Item
Address delay time
Address setup time
Address hold time
AS delay time
RD delay time 1
RD delay time 2
Read data setup time
Read data hold time
Read data access time1
Read data access time2
Read data access time3
Read data access time 4
Read data access time 5
WR delay time 1
WR delay time 2
WR pulse width 1
WR pulse width 2
Write data delay time
Write data setup time
Write data hold time
Condition
Symbol Min.
Max.
t_AD
—
35
t_AS
0.5 × t_cyc – 20 —
t_AH
0.5 × t_cyc – 15 —
t_ASD
—
20
t_RSD1
—
20
t_RSD2
—
20
t_RDS
20
t_RDH
0
t_ACC1
—
t_ACC2
—
t_ACC3
—
t_ACC4
—
t_ACC5
—
t_WRD1
—
—
—
1.0 × t_cyc – 48
1.5 × t_cyc – 45
2.0 × t_cyc – 45
2.5 × t_cyc – 45
3.0 × t_cyc – 50
20
t_WRD2
t_{W SW 1}
t_{W SW 2}
—
20
1.0 × t_cyc – 20 —
1.5 × t_cyc – 20 —
t_WDD
t_WDS
t_WDH
—
30
0.5 × t_cyc – 20 —
0.5 × t_cyc – 10 —
Unit Test Conditions
ns Figure 24-13 to
ns ^{Figure 24-17}
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Rev. 6.00 Feb 22, 2005 page 1067 of 1484
REJ09B0103-0600