English
Language : 

HYB18H1G321AF Datasheet, PDF (30/48 Pages) Qimonda AG – GDDR3 Graphics RAM 1-Gbit GDDR3 Graphics RAM
Internet Data Sheet
HYB18H1G321AF–10/11/14
1-Gbit GDDR3
5.4
Differential Clock DC and AC Levels
Parameter
TABLE 14
Differential Clock DC and AC Input conditions (0 °C ≤ Tc ≤ 95 °C)
Symbol
Limit Values
Unit Note
Min.
Max.
Clock Input Mid-Point Voltage, CLK and CLK
VMP(DC) 0.7 × VDDQ – 0.10 0.7 × VDDQ + 0.10 V
1)
Clock Input Voltage Level, CLK and CLK
VIN(DC)
0.42
VDDQ + 0.3
V
1)
Clock DC Input Differential Voltage, CLK and CLK VID(DC)
0.3
VDDQ
V
1)
Clock AC Input Differential Voltage, CLK and CLK VID(AC)
0.5
VDDQ + 0.5
V
1)2)
AC Differential Crossing Point Input Voltage
VIX(AC)
0.7 × VDDQ – 0.15 0.7 × VDDQ + 0.15 V
1)3)
1) All voltages referenced to VSS.
2) VID is the magnitude of the difference between the input level on CLK and the input level on CLK.
3) The value of VIX is expected to equal 0.7 × VDDQ of the transmitting device and must track variations in the DC level of the same.
5.5
Output Test Conditions
DQ
DQS
V
DDQ
60 Ohm
Test point
FIGURE 15
Output Test Circuit
Rev. 0.92, 2007-10
30
06122007-MW7D-3G3M