 English |
|
|
|
|
|
|
|
| HYB18TC512160BF Datasheet, PDF (19/61 Pages) Qimonda AG – 512-Mbit Double-Data-Rate-Two SDRAM | |||
| |||
| ◁ |
Internet Data Sheet
HYB18TC512[16/80]0BF
512-Mbit Double-Data-Rate-Two SDRAM
Field
AL
Bits
[5:3]
Type1)
RTT
6,2
DIC
1
DLL
0
1) w = write only register bits
Description
Additive Latency
Note: All other bit combinations are illegal.
000B AL 0
001B AL 1
010B AL 2
011B AL 3
100B AL 4
Nominal Termination Resistance of ODT
Note: See Table 23 âODT DC Electrical Characteristicsâ on Page 26
00B RTT â (ODT disabled)
01B RTT 75 Ohm
10B RTT 150 Ohm
11B RTT 50 Ohm
Off-chip Driver Impedance Control
0B DIC Full (Driver Size = 100%)
1B DIC Reduced
DLL Enable
0B DLL Enable
1B DLL Disable
Rev. 1.11, 2006-09
19
03292006-HDLH-OAY6
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese