English
Language : 

74F841 Datasheet, PDF (5/18 Pages) NXP Semiconductors – Bus interface latches
Philips Semiconductors
Bus interface latches
PIN CONFIGURATION for 74F845
OE0 1
OE1 2
D0 3
D1 4
D2 5
D3 6
D4 7
D5 8
D6 9
D7 10
MR 11
GND 12
24 VCC
23 OE2
22 Q0
21 Q1
20 Q2
19 Q3
18 Q4
17 Q5
16 Q6
15 Q7
14 PRE
13 LE
SF01291
LOGIC SYMBOL for 74F845
3 4 5 6 7 8 9 10
D0 D1 D2 D3 D4 D5 D6 D7
13
LE
14
PRE
11
MR
1
OE0
2
OE1
23
OE2
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
VCC = Pin 24
GND = Pin 12
22 21 20 19 18 17 16 15
SF01292
LOGIC SYMBOL (IEEE/IEC) for 74F845
1
&
2
EN
23
14
S2
11
R
13
C1
3
22
1D
4
21
5
20
6
19
7
18
8
17
9
16
10
15
SF01293A
1999 Jun 23
Product specification
74F841/74F842/74F843/
74F845/74F846
PIN CONFIGURATION for 74F846
OE0 1
OE1 2
D0 3
D1 4
D2 5
D3 6
D4 7
D5 8
D6 9
D7 10
MR 11
GND 12
24 VCC
23 OE2
22 Q0
21 Q1
20 Q2
19 Q3
18 Q4
17 Q5
16 Q6
15 Q7
14 PRE
13 LE
SF01294
LOGIC SYMBOL for 74F846
3 4 5 6 7 8 9 10
D0 D1 D2 D3 D4 D5 D6 D7
13
LE
14
PRE
11
MR
1
OE0
2
OE1
23
OE2
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
VCC = Pin 24
GND = Pin 12
22 21 20 19 18 17 16 15
SF01295
LOGIC SYMBOL (IEEE/IEC) for 74F846
1
&
2
EN
23
14
S2
11
R
13
C1
3
22
1D
4
21
5
20
6
19
7
18
8
17
9
16
10
15
SF01296A
5