TDA8007B Datasheet, PDF (18/36 Pages) NXP Semiconductors – Double multiprotocol IC card interface

Philips Semiconductors
Double multiprotocol IC card interface
Product specification
TDA8007B
Clock Configuration Register (see Table 19):
• For cards 1 and 2, the CCR defines the clock for the
selected card.
• For cards 1, 2 and 3 it defines the clock to the
ISO UART. It should be noted that if bit CKU in the
prescaler register of the selected card is set, then the
ISO UART is clocked at twice the frequency of the card,
which allows baud rates not foreseen in ISO 7816 norm
to be reached.
In case of an asynchronous card, the Clock Stop (CST) bit
defines whether the clock to the card is stopped or not.
If CST is set, then CLK is stopped LOW if SHL = 0, and
HIGH if SHL = 1.
If CST is reset, then CLK is determined by bits AC0, AC1
and AC2; see Table 16. All frequency changes are
synchronous, thus ensuring that no spike or unwanted
pulse widths occur during changes.
Table 16 CLK value for an asynchronous card
AC2
0
0
0
0
1
1
1
1
AC1
0
0
1
1
0
0
1
1
AC0
0
1
0
1
0
1
0
1
CLK
1_⁄2XTAL
1_⁄2XTAL
1_⁄4XTAL
1_⁄8XTAL
1_⁄2fint
1_⁄2fint
1_⁄2fint
1_⁄2fint
When switching from XTAL/n to ¹â„₂f_int or vice verse, only
bit AC2 must be changed (AC1 and AC0 must remain the
same). When switching from XTAL/n or ¹â„₂f_int to CLK
STOP or vice verse, only bits CST and SHL must be
changed.
When switching from XTAL/n to ¹â„₂f_int or vice verse, a
maximum delay of 200 µs can occur between the
command and the effective frequency change on CLK (the
fastest switching time is from ¹â„₂XTAL to ¹â„₂f_int or vice
verse, the best for duty cycle is from ¹â„₈XTAL to ¹â„₂f_int or
vice verse).
It is necessary to wait the maximum delay time before
reactivating from Power-down mode.
In the event of a synchronous card, then the CLK contact
is the copy of the value written in Synchronous Clock (SC).
In reception mode, the data from the card is available to
UR0 after a read operation of the URR; in transmission
mode, the data is written on the I/O line of the card when
the UTR has been written to and remains unchanged when
another card is selected.
The Power Control Register (PCR), see Table 20:
• Starts or stops card sessions.
• Reads or writes on auxiliary card contacts C4 and C8.
• Is available only for cards 1 or 2.
If the microcontroller sets START to logic 1, then the
selected card is activated (see Section “Activation
sequence”). If the microcontroller resets START to logic 0,
then the card is deactivated (see Section “Deactivation
sequence”). START is automatically reset in case of
emergency deactivation.
If 3 V/5 V is set to logic 1, then V_CC is 3 V. If 3 V/5 V is set
to logic 0, then V_CC is 5 V.
When the card is activated, RST is the copy of the value
written in RSTIN.
If 1.8 V is set, then V_CC = 1.8 V: It should be noted that no
specification is guaranteed at this voltage.
When writing to the PCR, C4 will output the value written
to PCR4, and C8 the value written to PCR5. When reading
from the PCR, PCR4 will store the value on C4, and PCR5
the value on C8.
Table 17 Guard time register (GTR1, 2 and 3) (read and write); address: 5 (all bits are cleared after reset)
GT7
GT6
GT5
GT4
GT3
GT2
GT1
GT0
GT7
GT6
GT5
GT4
GT3
GT2
GT1
GT0
Table 18 UART configuration register 1 (UCR11, 12 and 13) (read and write); address: 6
(all relevant bits are cleared after reset)
UC7
not used
UC6
FIP
UC5
FC
UC4
PROT
UC3
T/R
UC2
LCT
UC1
SS
UC0
CONV
2000 Nov 09
18