PLC18V8Z Datasheet, PDF (14/23 Pages) NXP Semiconductors – Zero standby power CMOS versatile PAL devices

Philips Semiconductors
Zero standby power
CMOS versatile PAL devices
Product specification
PLC18V8Z
REGISTER PRELOAD FUNCTION
(DIAGNOSTIC MODE ONLY)
In order to facilitate the testing of state machine/controller designs, a
diagnostic mode register preload feature has been incorporated into
the PLC18V8Z series device. This feature enables the user to load
the registers with predetermined states while a super voltage is
applied to Pins 11 and 6 (I9/OE and I5). (See diagram for timing and
sequence.)
To read the data out, Pins 11 and 6 must be returned to normal TTL
levels. The outputs, F0 – F7, must be enabled in order to read data
out. The Q outputs of the registers will reflect data in as input via
F0 – F7 during preload. Subsequently, the register Q output via the
feedback path will reflect the data in as input via F0 – F7.
Refer to the voltage waveform for timing and voltage references.
t_PL = 10µsec.
REGISTER PRELOAD (DIAGNOSTIC MODE)
I₉/OE
(PIN 11)
I₅
(PIN 6)
5.0V
12.0V
t_PL t_PL
t_PL
12.0V
12.0V
t_PL t_PL
5.0V
t_PL
5.0V
I₀/CLK
(PIN 1)
t_OE
t_CKL t_CKO
F_0–7
PRELOAD DATA IN
PRELOAD DATA OUT
I_1–4,_6–8^{ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ tIS tIH}
DATA OUT
OE(V_OL)
I₀/CLK
F_0–7
I_1–4, _6–8
SP00022
1997 Aug 08
14