AMIS-30522 Datasheet, PDF (6/29 Pages) AMI SEMICONDUCTOR – Micro-stepping Motor Driver

AMIS-30522
6.4 AC Parameters
The AC parameters are given for V_BB and temperature in their operating ranges.
Table 6: AC Parameters
Symbol Pin(s) Parameter
Remark/Test Conditions
Internal Oscillator
f_osc
Frequency of internal oscillator
Motor Driver
f_PWM
PWM frequency
MOTxx ^{Double PWM frequency}
f_j
PWM jitter frequency
Frequency depends only on
internal oscillator
f_d
PWM jitter Depth
EMC[1:0] = 00
Tb_rise
MOTxx Turn-on voltage slope, 10% to 90%
EMC[1:0] = 01
EMC[1:0] = 10
EMC[1:0] = 11
EMC[1:0] = 00
Tb_fall
MOTxx Turn-off voltage slope, 90% to 10%
EMC[1:0] = 01
EMC[1:0] = 10
EMC[1:0] = 11
Digital Outputs
T_H2L
DO
ERRB
Output fall-time from V_inH to V_inL
Capacitive load 400pF and pull-
up resistor of 1.5 kΩ
Charge Pump
f_CP
CPN CPP Charge pump frequency
T_CPU
MOTxx Start-up time of charge pump
Spec external components
CLR Function
T_CLR
CLR Hard reset duration time
Power-Up
t_PU
Power-up time
t_PD
PORB/
WD
Power-down time
t_POR
Reset duration
V_BB=12V, I_LOAD=50mA,
C_LOAD=220nF
External conditions tbd
t_RF
Reset filter time
Watchdog
t_WDTO
t_WDPR
t_WDRD
Watchdog time out interval
PORB/
WD
Prohibited watchdog acknowledge delay
Watchdog reset delay
6.5 SPI Timing
Table 7: SPI Timing Parameters
Symbol
Parameter
t_CLK
SPI clock period
t_{CLK_HIGH}
SPI clock high time
t_{CLK_LOW}
SPI clock low time
t_{SET_DI}
DI set up time, valid data before rising edge of CLK
t_{HOLD_DI}
DI hold time, hold data after rising edge of CLK
t_{CSB_HIGH}
CSB high time
t_{SET_CSB}
CSB set up time, CSB low before rising edge of CLK
t_{SET_CLK}
CLK set up time, CLK low before rising edge of CSB
Min.
3.6
20.8
41.6
20
32
Min.
1
100
100
50
50
2.5
100
100
Typ.
4
22.8
45.6
tbd
tbd
150
100
50
25
150
100
50
25
250
100
1
2
tbd
Typ.
Max.
4.4
24.8
49.6
50
90
110
512
Unit
MHz
kHz
kHz
Hz
% f_PWM
V/µs
V/µs
V/µs
V/µs
V/µs
V/µs
V/µs
V/µs
ns
kHz
µs
µs
ms
ms
µs
ms
ms
µs
Max.
Unit
μs
ns
ns
ns
ns
μs
ns
ns
Rev. 2 | Page 6 of 29 | www.onsemi.com