DS92LV2421_11 Datasheet, PDF (7/40 Pages) National Semiconductor (TI) – 10 to 75 MHz, 24-bit Channel Link II Serializer and Deserializer

Pin Name
Pin #
I/O, Type Description
OS_DATA
14 [DO19]
STRAP Output DO[23:0], CO1, CO2, CO3 Slew Select
I, LVCMOS OS_DATA = 1, Increased DO slew rate
w/ pull-down OS_DATA = 0, Normal DO slew rate (default)
This can also be controlled by I2C register access.
OP_LOW
42 [PASS]
STRAP Outputs held LOW when LOCK = 1
I, LVCMOS NOTE: Do not use any other strap options with this strap function enabled
w/ pull-down OP_LOW = 1: all outputs are held LOW during power up until released by programming
OP_LOW release/set register HIGH.
NOTE: Before the device is powered up, the outputs are in TRI-STATE®
See Figure 24 and Figure 25
OP_LOW = 0: all outputs toggle normally as soon as LOCK goes HIGH (default)
This can also be controlled by I2C register access.
OSS_SEL
17 [DO18]
STRAP Output Sleep State Select
I, LVCMOS OSS_SEL is used in conjunction with PDB to determine the state of the outputs in Power
w/ pull-down Down (Sleep). (See Table 8).
NOTE: OSS_SEL STRAP CANNOT BE USED IF OP_LOW = 1
This can also be controlled by I2C register access.
RFB
18 [DO17]
STRAP Clock Output Strobe Edge Select
I, LVCMOS RFB = 1, parallel interface data and control signals are strobed on the rising clock edge.
w/ pull-down RFB = 0, parallel interface data and control signals are strobed on the falling clock edge.
This can also be controlled by I2C register access.
EQ[3:0]
20 [DO15],
21 [DO14],
22 [DO13],
23 [DO12]
STRAP
I, LVCMOS
w/ pull-down
Receiver Input Equalization
(See Table 5).
This can also be controlled by I2C register access.
OSC_SEL[2:0] 26 [DO10], STRAP Oscillator Selectl
27 [DO9], I, LVCMOS (See Table 9 and Table 10).
28 [DO8] w/ pull-down This can also be controlled by I2C register access.
SSC[3:0]
34 [DO6],
35 [DO5],
36 [DO4],
37 [DO3]
STRAP Spread Spectrum Clock Generation (SSCG) Range Select
I, LVCMOS (See Table 6 and Table 7).
w/ pull-down This can also be controlled by I2C register access.
MAP_SEL[1:0]
40[D],
41 [D]
STRAP Bit mapping reverse compatibility / DS90UR241 Options
I, LVCMOS Pin or Register Control
w/ pull-down Default setting is b'00.
Control and Configuration
PDB
59
I, LVCMOS Power Down Mode Input
w/ pull-down PDB = 1, Des is enabled (normal operation).
Refer to “Power Up Requirements and PDB Pin” in the Applications Information Section.
PDB = 0, Des is in power-down.
When the Des is in the power-down state, the LVCMOS output state is determined by Table
8. Control Registers are RESET.
ID[x]
56
I, Analog I2C Serial Control Bus Device ID Address Select — Optional
Resistor to Ground and 10 kΩ pull-up to 1.8V rail. (See Table 11).
SCL
SDA
3
I, LVCMOS I2C Serial Control Bus Clock Input - Optional
SCL requires an external pull-up resistor to V_DDIO.
2
I/O,
I2C Serial Control Bus Data Input / Output - Optional
LVCMOS SDA requires an external pull-up resistor to V_DDIO.
Open Drain
BISTEN
44
I, LVCMOS BIST Enable Input — Optional
w/ pull-down BISTEN = 0, BIST is disabled (normal operation)
BISTEN = 1, BIST is enabled
RES
47
I, LVCMOS Reserved - tie LOW
w/ pull-down
7
www.national.com