English
Language : 

DS92LV2421_11 Datasheet, PDF (5/40 Pages) National Semiconductor (TI) – 10 to 75 MHz, 24-bit Channel Link II Serializer and Deserializer
DS92LV2422 Pin Diagram
Deserializer - DS92LV2422 — Top View
30110120
DS92LV2422 Deserializer Pin Descriptions
Pin Name
Pin #
I/O, Type Description
LVCMOS Parallel Interface
DO[7:0]
33, 34, 35,
36, 37, 39,
40, 41
I, STRAP,
O, LVCMOS
Parallel Interface Data Output Pins
For 8–bit RED Display: DO7 = R7 – MSB, DO0 = R0 – LSB.
In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See Table 8). These
pins are inputs during power-up (See STRAP Inputs).
DO[15:8]
20, 21, 22,
23, 25, 26,
27, 28
I, STRAP,
O, LVCMOS
Parallel Interface Data Output Pins
For 8–bit GREEN Display: DO15 = G7 – MSB, DO8 = G0 – LSB.
In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See Table 8). These
pins are inputs during power-up (See STRAP Inputs).
DO[23:16]
9, 10, 11,
12, 14, 17,
18, 19
I, STRAP,
O, LVCMOS
Parallel Interface Data Input Pins
For 8–bit BLUE Display: DO23 = B7 – MSB, DO16 = B0 – LSB.
In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See Table 8). These
pins are inputs during power-up (See STRAP Inputs).
5
www.national.com