PC87366 Datasheet, PDF (205/240 Pages) National Semiconductor (TI) – 128-Pin LPC SuperI/O with System Hardware Monitoring, MIDI and Game Ports

12.0 Temperature Sensor (TMS) (Continued)
12.3.8 Read Channel Temperature Register (RDCHT)
This register holds the last temperature readout for each channel. The value is an 8-bit, 2’s compliment word with a Least
Significant Bit (LSB) equal to 1° C, of the temperature measured by the channel.
Location: Offset 0Bh
Type:
RO
Bit
Name
Reset
7
6
5
4
3
2
1
0
Channel Temperature Value
0
0
0
0
0
0
0
0
12.3.9 Channel Temperature High Limit Register (CHTH)
This register holds the temperature high limit value that is compared with the temperature reading.
Location: Offset 0Ch
Type:
R/W
Bit
Name
Reset
7
6
5
4
3
2
1
0
Channel Temperature High Limit Value
0
1
1
1
1
1
1
1
12.3.10 Channel Temperature Low Limit Register (CHTL)
This register holds the temperature low limit value that is compared with the temperature reading.
Location: Offset 0Dh
Type:
R/W
Bit
Name
Reset
7
6
5
4
3
2
1
0
Channel Temperature Low Limit Value
1
1
0
0
1
0
0
1
12.3.11 Channel Overtemperature Limit Register (CHOTL)
This register holds the overtemperature limit value that is compared with the temperature reading.
Location: Offset 0Eh
Type:
R/W
Bit
Name
Reset
7
6
5
4
3
2
1
0
Channel Overtemperature Limit Value
0
1
1
1
1
1
1
1
205
www.national.com