DS50PCI401 Datasheet, PDF (1/32 Pages) National Semiconductor (TI) – 2.5 Gbps / 5.0 Gbps 4 Lane PCI Express Transceiver with Equalization and De-Emphasis

DS50PCI401
June 25, 2009
2.5 Gbps / 5.0 Gbps 4 Lane PCI Express Transceiver with
Equalization and De-Emphasis
General Description
The DS50PCI401 is a low power, 4 lane bidirectional buffer/
equalizer designed specifically for PCI Express Gen1 and
Gen2 applications. The device performs both receive equal-
ization and transmit de-emphasis, allowing maximum flexibil-
ity of physical placement within a system. The receiver is
capable of opening an input eye that is completely closed due
to inter-symbol interference (ISI) induced by the interconnect
medium.
The transmitter de-emphasis level can be set by the user de-
pending on the distance from the DS50PCI401 to the PCI
Express endpoint. The DS50PCI401 contains PCI Express
specific functions such as Transmit Idle, RX Detection, and
Beacon signal pass through.
The device will change the load impedance on its input pins
based on the state of RXDETA/B inputs detection. An internal
rate detection circuit is included to detect if an incoming data
stream is at Gen2 data rates, and adjusts the de-emphasis
on it's output accordingly. The signal conditioning provided by
the device allows systems to upgrade from Gen1 data rates
to Gen2 without reducing their physical reach. This is true for
FR4 applications such as backplanes, as well as cable inter-
connect.
Features
■ ^{Input and Output signal conditioning increases PCIe reach}
in backplanes and cables
■ ^{0.09 UI of residual deterministic jitter at 5Gbps after 42” of}
FR4 (with Input EQ)
■ ^{0.11 UI of residual deterministic jitter at 5Gbps after 7m of}
PCIe Cable (with Input EQ)
■ ^{0.09 UI of residual deterministic jitter at 5Gbps with 28” of}
FR4 (with Output DE)
■ ^{0.13 UI of residual deterministic jitter at 5Gbps with 7m of}
PCIe Cable (with Output DE)
■ ^{Adjustable Transmit VOD 800 to 1200mVp-p}
■ ^{Automatic power management on an individual lane basis}
via SMBus
■ ^{Adjustable electrical idle detect threshold.}
■ ^{Data rate optimized 3-stage equalization to 26 dB gain}
■ ^{Data rate optimized 6-level 0 to 12 dB transmit de-}
emphasis
■ ^{Flow-thru pinout in 10mmx5.5mm 54-pin leadless LLP}
package
■ ^{Single supply operation at 2.5V}
■ ^{>6kV HBM ESD rating}
■ ^{-10 to 85°C operating temperature range}
Typical Application
© 2009 National Semiconductor Corporation 300604
30060480
www.national.com