MC68HC908GZ16 Datasheet, PDF (240/314 Pages) Motorola, Inc – Microcontrollers

Serial Peripheral Interface (SPI) Module
BUS
CLOCK
WRITE
TO SPDR
INITIATION DELAY
MOSI
SPSCK
CPHA = 1
SPSCK
CPHA = 0
SPSCK CYCLE
NUMBER
MSB
BIT 6
BIT 5
1
2
3
INITIATION DELAY FROM WRITE SPDR TO TRANSFER BEGIN
BUS
CLOCK
WRITE
TO SPDR
BUS
CLOCK
EARLIEST
WRITE
TO SPDR
LATEST
SPSCK = INTERNAL CLOCK ÷ 2;
2 POSSIBLE START POINTS
BUS
CLOCK
EARLIEST
WRITE
TO SPDR
SPSCK = INTERNAL CLOCK ÷ 8;
8 POSSIBLE START POINTS
LATEST
BUS
CLOCK
EARLIEST
WRITE
TO SPDR
SPSCK = INTERNAL CLOCK ÷ 32;
32 POSSIBLE START POINTS
LATEST
EARLIEST
SPSCK = INTERNAL CLOCK ÷ 128;
128 POSSIBLE START POINTS
LATEST
Figure 17-8. Transmission Start Delay (Master)
The internal SPI clock in the master is a free-running derivative of the internal MCU clock. To conserve
power, it is enabled only when both the SPE and SPMSTR bits are set. SPSCK edges occur halfway
through the low time of the internal MCU clock. Since the SPI clock is free-running, it is uncertain where
the write to the SPDR occurs relative to the slower SPSCK. This uncertainty causes the variation in the
initiation delay shown in Figure 17-8. This delay is no longer than a single SPI bit time. That is, the
maximum delay is two MCU bus cycles for DIV2, eight MCU bus cycles for DIV8, 32 MCU bus cycles for
DIV32, and 128 MCU bus cycles for DIV128.
MC68HC908GZ16 • MC68HC908GZ8 Data Sheet, Rev. 1
240
Freescale Semiconductor