MT9VDDT3272AG Datasheet, PDF (16/27 Pages) Micron Technology – DDR SDRAM UNBUFFERED DIMM

128MB, 256MB, 512MB (x72, ECC, SR), PC3200
184-Pin DDR SDRAM UDIMM
Table 15: Capacitance
Note: 11; notes appear on pages 18–20
PARAMETER
Input/Output Capacitance: DQs, DQSs
Input Capacitance: Command and Address, S0#
Input Capacitance: CK, CK#
Input Capacitance: CKE
SYMBOL
CIO
CI1
CI2
CI3
MIN
4.0
18.0
10.5
18.0
MAX
5.0
27.0
13.5
27.0
UNITS
pF
pF
pF
pF
Table 16: DDR SDRAM Component Electrical Characteristics and
Recommended AC Operating Conditions
Notes: 1–5, 8, 12–15, 29, 31; notes appear on page 18–20; 0°C ≤ T_A ≤ +70°C; VDD = VDDQ = +2.6V ±0.1V
AC CHARACTERISTICS
-40B
PARAMETER
Access window of DQs from CK/CK#
CK high-level width
CK low-level width
Clock cycle time
CL = 3
CL = 2.5
CL = 2
DQ and DM input hold time relative to DQS
DQ and DM input setup time relative to DQS
DQ and DM input pulse width (for each input)
Access window of DQS from CK/CK#
DQS input high pulse width
DQS input low pulse width
DQS-DQ skew, DQS to last DQ valid, per group, per access
Write command to first DQS latching transition
DQS falling edge to CK rising - setup time
DQS falling edge from CK rising - hold time
Half clock period
Data-out high-impedance window from CK/CK#
Data-out low-impedance window from CK/CK#
Address and control input hold time (1 V/ns)
Address and control input setup time (1 V/ns)
Address and control input hold time (0.5 V/ns)
Address and control input setup time (0.5 V/ns)
Address and Control input pulse width (for each input)
LOAD MODE REGISTER command cycle time
DQ-DQS hold, DQS to first DQ to go non-valid, per access
Data hold skew factor
ACTIVE to PRECHARGE command
ACTIVE to READ with Auto precharge command
ACTIVE to ACTIVE/AUTO REFRESH command period
AUTO REFRESH command period
SYMBOL
t_AC
t_CH
t_CL
t_{CK (3)}
t_{CK (2.5)}
t_{CK (2)}
t_DH
t_DS
t_DIPW
t_DQSCK
t_DQSH
t_DQSL
t_DQSQ
t_DQSS
t_DSS
t_DSH
t_HP
t_HZ
t_LZ
t_IHF
t_ISF
t_IHS
t_ISS
t_IPW
t_MRD
t_QH
t_QHS
t_RAS
t_RAP
t_RC
t_RFC
MIN
MAX
-0.7
+0.7
0.45
0.55
0.45
0.55
5
7.5
6
13
7.5
13
0.4
0.4
1.75
-0.6
+0.6
0.35
0.35
0.40
0.72
1.28
0.2
0.2
t_CH,t_CL
+0.70
-0.70
0.6
0.6
0.6
0.6
2.20
2
t_{HP -}t_QHS
40
15
55
70
0.50
70,000
UNITS
ns
t_CK
t_CK
ns
ns
ns
ns
ns
ns
ns
t_CK
t_CK
ns
t_CK
t_CK
t_CK
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
26
26
40, 46
40, 46
40, 46
23, 27
23, 27
27
22, 23
30
16, 38
16, 39
12
12
12
12
22, 23
31
46
pdf: 09005aef80a43e7d, source: 09005aef80a43d77
DDA9C16_32_64x72AG.fm - Rev. B 9/04 EN
16
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2004 Micron Technology, Inc.