English
Language : 

PIC16F526 Datasheet, PDF (16/122 Pages) Microchip Technology – 14-Pin, 8-Bit Flash Microcontroller
PIC16F526
4.2 Data Memory (SRAM and FSRs)
Data memory is composed of registers or bytes of
SRAM. Therefore, data memory for a device is
specified by its register file. The register file is divided
into two functional groups: Special Function Registers
(SFR) and General Purpose Registers (GPR).
The Special Function Registers are registers used by
the CPU and peripheral functions for controlling
desired operations of the PIC16F526. See Figure 4-1
for details.
The PIC16F526 register file is composed of 16 Special
Function Registers and 67 General Purpose Registers.
FIGURE 4-2:
REGISTER FILE MAP
4.2.1
GENERAL PURPOSE REGISTER
FILE
The General Purpose Register file is accessed, either
directly or indirectly, through the File Select Register
(FSR). See Section 4.8 “Indirect Data Addressing:
INDF and FSR Registers”.
4.2.2 SPECIAL FUNCTION REGISTERS
The Special Function Registers (SFRs) are registers
used by the CPU and peripheral functions to control the
operation of the device (Table 4-1).
The Special Function Registers can be classified into
two sets. The Special Function Registers associated
with the “core” functions are described in this section.
Those related to the operation of the peripheral
features are described in the section for each
peripheral feature.
FSR<6:5>
File Address
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Fh
10h
1Fh
00
INDF(1)
TMR0
PCL
STATUS
FSR
OSCCAL
PORTB
PORTC
CM1CON0
ADCON0
ADRES
CM2CON0
VRCON
General
Purpose
Registers
General
Purpose
Registers
Bank 0
01
20h
INDF(1)
EECON
PCL
STATUS
FSR
EEDATA
EEADR
PORTC
CM1CON0
ADCON0
ADRES
CM2CON0
VRCON
10
40h
INDF(1)
TMR0
PCL
STATUS
FSR
OSCCAL
PORTB
PORTC
CM1CON0
ADCON0
ADRES
CM2CON0
VRCON
11
60h
INDF(1)
EECON
PCL
STATUS
FSR
EEDATA
EEADR
PORTC
CM1CON0
ADCON0
ADRES
CM2CON0
VRCON
Addresses map back to
addresses in Bank 0.
2Fh
4Fh
6Fh
30h
50h
70h
General
Purpose
Registers
General
Purpose
Registers
General
Purpose
Registers
3Fh
Bank 1
5Fh
Bank 2
7Fh
Bank 3
Note 1: Not a physical register. See Section 4.8 “Indirect Data Addressing: INDF and FSR Registers”.
DS41326D-page 16
 2010 Microchip Technology Inc.