PIC16F1934_11 Datasheet, PDF (150/472 Pages) Microchip Technology – 28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers

PIC16(L)F1934/6/7
REGISTER 12-22: WPUE: WEAK PULL-UP PORTE REGISTER
U-0
—
bit 7
U-0
U-0
U-0
R/W-1/1
U-0
—
—
—
WPUE3
—
U-0
U-0
—
—
bit 0
Legend:
R = Readable bit
u = Bit is unchanged
‘1’ = Bit is set
W = Writable bit
x = Bit is unknown
‘0’ = Bit is cleared
U = Unimplemented bit, read as ‘0’
-n/n = Value at POR and BOR/Value at all other Resets
bit 7-4
bit 3
bit 2-0
Note 1:
2:
Unimplemented: Read as ‘0’
WPUE: Weak Pull-up Register bit
1 = Pull-up enabled
0 = Pull-up disabled
Unimplemented: Read as ‘0’
Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.
The weak pull-up device is automatically disabled if the pin is in configured as an output.
TABLE 12-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Register
on Page
ADCON0
ANSELE
—
CHS<4:0>
GO/DONE ADON
163
—
—
—
—
—
ANSE2⁽¹⁾ ANSE1⁽¹⁾ ANSE0⁽¹⁾
149
CCPxCON
PxM<1:0>
DCxB<1:0>
CCPxM<3:0>
234
LATE
LCDCON
LCDSE2
PORTE
TRISE
—
LCDEN
SE23
—
—
—
SLPEN
SE22
—
—
—
WERR
SE21
—
—
—
—
SE20
—
—
—
LATE2⁽¹⁾ LATE1⁽¹⁾ LATE0⁽¹⁾
149
CS<1:0>
LMUX<1:0>
329
SE19
SE18
SE17
SE16
333
RE3
RE2⁽¹⁾
RE1⁽¹⁾
RE0⁽¹⁾
148
—⁽²⁾
TRISE2⁽¹⁾ TRISE1⁽¹⁾ TRISE0⁽¹⁾
148
WPUE
Legend:
Note 1:
2:
3:
—
—
—
—
WPUE3
—
—
—
150
x = unknown, u = unchanged, – = unimplemented locations read as ‘0’. Shaded cells are not used by PORTE.
These bits are not implemented on the PIC16(L)F1936 devices, read as ‘0’.
Unimplemented, read as ‘1’.
These registers/bits are not implemented on PIC16(L)F1936 devices, read as ‘0’.
DS41364E-page 150
 2008-2011 Microchip Technology Inc.