PIC16F636T-I Datasheet, PDF (145/234 Pages) Microchip Technology – 8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology

PIC12F635/PIC16F636/639
12.11 Watchdog Timer (WDT)
The PIC12F635/PIC16F636/639 WDT is code and
functionally compatible with other PIC16F WDT
modules and adds a 16-bit prescaler to the WDT. This
allows the user to have a scaler value for the WDT and
TMR0 at the same time. In addition, the WDT time-out
value can be extended to 268 seconds. WDT is cleared
under certain conditions described in Table 12-7.
12.11.1 WDT OSCILLATOR
The WDT derives its time base from the 31 kHz
LFINTOSC. The LTS bit does not reflect that the
LFINTOSC is enabled.
The value of WDTCON is ‘---0 1000’ on all Resets.
This gives a nominal time base of 16 ms, which is
compatible with the time base generated with previous
PIC12F635/PIC16F636/639 microcontroller versions.
Note:
When the Oscillator Start-up Timer (OST)
is invoked, the WDT is held in Reset,
because the WDT Ripple Counter is used
by the OST to perform the oscillator delay
count. When the OST count has expired,
the WDT will begin counting (if enabled).
A new prescaler has been added to the path between
the INTRC and the multiplexers used to select the path
for the WDT. This prescaler is 16 bits and can be
programmed to divide the INTRC by 32 to 65536,
giving the WDT a nominal range of 1 ms to 268s.
12.11.2 WDT CONTROL
The WDTE bit is located in the Configuration Word
register. When set, the WDT runs continuously.
When the WDTE bit in the Configuration Word register
is set, the SWDTEN bit of the WDTCON register has no
effect. If WDTE is clear, then the SWDTEN bit can be
used to enable and disable the WDT. Setting the bit will
enable it and clearing the bit will disable it.
The PSA and PS<2:0> bits of the OPTION register
have the same function as in previous versions of the
PIC16F family of microcontrollers. See Section 5.0
“Timer0 Module” for more information.
FIGURE 12-9:
WATCHDOG TIMER BLOCK DIAGRAM
0
From TMR0 Clock Source
16-bit WDT Prescaler
1
Prescaler⁽¹⁾
8
31 kHz
LFINTOSC Clock
WDTPS<3:0>
WDTE from Configuration Word Register
SWDTEN from WDTCON
PSA
0
1
PS<2:0>
To TMR0
PSA
WDT Time-out
Note 1: This is the shared Timer0/WDT prescaler. See Section 5.1.3 “Software Programmable Prescaler” for more information.
TABLE 12-7: WDT STATUS
Conditions
WDTE = 0
CLRWDT Command
Oscillator Fail Detected
Exit Sleep + System Clock = T1OSC, EXTRC, HFINTOSC, EXTCLK
Exit Sleep + System Clock = XT, HS, LP
WDT
Cleared
Cleared until the end of OST
© 2007 Microchip Technology Inc.
DS41232D-page 143