MA015 Datasheet, PDF (7/29 Pages) Megawin Technology Co., Ltd – Build-in watchdog timer

4 Block Diagram
TM0, 1, 2
CPU
Divider
System Clock Generator
MA015 Datasheet
Version 2.00
I/O
SRAM / Register
Port 0.0 ~ 0.7
Port 1.0 ~ 1.7
Port 2.0 ~ 2.7
Port 3.0 ~ 3.6
ROM
Figure 4-1 Block Diagram
This document information is the intellectual property of Megawin Technology.
 Megawin Technology Co., Ltd. 2011 All right reserved.
QP-7300-03D
7/29