MA015 Datasheet, PDF (18/29 Pages) Megawin Technology Co., Ltd – Build-in watchdog timer

MA015 Datasheet
Version 2.00
11.2 Timer1
Timer1
Address
Name
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 _{Bit 0} R W
00CCH
TM1L
T7
T6
T5
T4
T3
T2
T1
T0  
00CDH
TM1H
T15 T14 T13 T12 T11 T10 T9
T8  
00CEH
TM1_CTL STC RL/S TKES
-
-
TKI2 TKI1 TKI0  
Timer 1 is a 16-bit down-count counter. The counter underflow frequency of Timer 1 can be calculated with the equation:
F_{TM1_UV} = F_TM1 / (TM1+1)
STC: Start/Stop counting. 1: start and pre-load the value to counter, 0: stop timer clock
RL/S: Auto-reload disable/enable. 1: disable auto-reload, 0: enable auto-reload
TKES: Event or series input clock-in trigger edge selector; 0: rising edge, 1: falling edge
TKI2
0
0
0
0
1
TKI1
0
0
1
1
0
TKI0
0
1
0
1
0
Selected TM1 input clock source
FOSC / 1
FOSC / 2
FOSC / 4
FOSC / 8
P3.6
Fosc / 1
Fosc / 2
Fosc / 4
Fosc / 8
P3.6
MUX
TM1_CTL.STC
TM1_CTL.TKI2
TM1_CTL.TKI1
TM1_CTL.TKI0
TM1L re-load buffer (W)
reload
TM1L (R)
TM1
TM1H re-load buffer (W)
TM1H (R)
reload
Control
Logic
TM1_CTL.6
TM1_CTL.7
TM1_UV
/2
P1_MFR.6
TM1
Underflow
P1.6
This document information is the intellectual property of Megawin Technology.
 Megawin Technology Co., Ltd. 2011 All right reserved.
QP-7300-03D
18/29