DS89C420_02 Datasheet, PDF (24/58 Pages) Maxim Integrated Products – Ultra-High-Speed Microcontroller

Figure 5. NON-PAGE MODE, EXTERNAL DATA-MEMORY ACCESS
(STRETCH = 1, CD1:CD2 = 10)
DS89C420
XTAL1
ALE
PSEN
RD WR
Port 0
Port 2
MOVX Instruction
1st Machine Cycle 2nd Machine Cycle 3rd Machine Cycle
A
MOVX
A
A
MOVX
Instruction
Fetch
INST
A
DATA
A
MemoryAccess
Stretch = 1
PAGE MODE, EXTERNAL MEMORY CYCLE
Page mode retains the basic circuitry requirement for original 8051 external memory interface, but alters
the configuration of P0 and P2 for the purposes of address output and data I/O during external memory
cycles. Additionally, the functions of ALE and PSEN are altered to support this mode of operation.
Page mode is enabled by setting the PAGEE (ACON.7) bit to a logic 1. Clearing the PAGEE bit to a
logic 0 disables the page mode and the external bus structure defaults to the original 8051 expanded bus
configuration (non-page mode). The DS89C420 supports page mode in two external bus structures. The
logic value of the page mode select bits in the ACON register determines the external bus structure and
the basic memory cycle in the number of system clocks. Table 7 summarizes this option. The first three
selections use the same bus structure but with a different memory cycle time. Setting the select bits to 11b
selects another bus structure. Write access to the ACON register requires a timed access.
24 of 58