MAX1415 Datasheet, PDF (18/36 Pages) Maxim Integrated Products – 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs

16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADCs
Pin Description
PIN
NAME
FUNCTION
1
SCLK
Serial Clock Input. Apply an external serial clock to transfer data to and from the device at data rates
up to 5MHz.
2
CLKIN
Clock Input. Connect a crystal/resonator between CLKIN and CLKOUT, or drive CLKIN externally with
a CMOS-compatible clock source. Connect CLKIN to GND when using the internal oscillator.
Clock Output. Connect a crystal/resonator between CLKIN and CLKOUT. When enabled, CLKOUT
3
CLKOUT provides a CMOS-compatible, inverted clock output. CLKOUT can drive one CMOS load. Set CLKDIS
= 0 in the clock register to enable CLKOUT. Set CLKDIS = 1 in the clock register to disable CLKOUT.
Active-Low Chip-Select Input. CS selects the active device in systems with more than one device on
4
CS
the serial bus. Drive CS low to clock data in on DIN and to clock data out on DOUT. When CS is high,
DOUT is high impedance. Connect CS to GND for 3-wire operation.
5
RESET Active-Low Reset Input. Drive RESET low to reset the MAX1415/MAX1416 to power-on reset status.
6
AIN2+ Channel 2 Positive Analog Input
7
AIN1+ Channel 1 Positive Analog Input
8
AIN1- Channel 1 Negative Analog Input
9
REF+ Positive Reference Input
10
REF-
Negative Reference Input
11
AIN2- Channel 2 Negative Analog Input
12
DRDY
Active-Low Data Ready Output. DRDY goes low when a new conversion result is available in the data
register. When a read operation of a full output word completes, DRDY returns high.
13
DOUT
Serial Data Output. DOUT outputs serial data from the data register. DOUT changes on the falling
edge of SCLK and is valid on the rising edge of SCLK. When CS is high, DOUT is high impedance.
14
DIN
Serial Data Input. Data on DIN is clocked in on the rising edge of SCLK when CS is low.
15
V_DD
Power Input. Connect V_DD to a 2.7V to 3.6V power supply for the MAX1415, and connect V_DD to a
4.75V to 5.25V power supply for the MAX1416.
16
GND
Ground
18 ______________________________________________________________________________________