English
Language : 

LTC3773 Datasheet, PDF (22/32 Pages) Linear Technology – Triple Output Synchronous 3-Phase DC/DC Controller with Up/Down Tracking
LTC3773
APPLICATIONS INFORMATION
add an extra tracking resistive divider. When the tracking
resistive divider input is grounded, the pull-up current flow-
ing through the network could produce a small unwanted
offset at the TRACK pin, forcing the controller to create
an unwanted low voltage supply at the regulator output.
To compensate for this error, the LTC3773 introduces a
30mV offset in the tracking circuit, which disables the
driver until the potential at the TRACK pin is above 30mV.
The magnitude of this offset diminishes as the potential
at the TRACK pin approaches 100mV, allowing accurate
tracking after startup.
Fault Conditions: Current Limit and Current Foldback
The LTC3773 current comparator has a maximum sense
voltage of 75mV resulting in a maximum MOSFET cur-
rent of 75mV/RSENSE. The maximum value of current
limit generally occurs with the largest VIN at the highest
ambient temperature, conditions that cause the highest
power dissipation in the top MOSFET.
The LTC3773 includes current foldback to help further
limit load current when the output is shorted to ground.
If the potential at the TRACK pin is above 0.54V and the
VFB voltage falls below 70% of its nominal level, then the
maximum sense voltage is progressively lowered from
75mV to 15mV. Under short-circuit conditions with very
low duty cycles, the LTC3773 will begin cycle skipping in
order to limit the short-circuit current. In this situation
the bottom MOSFET will be dissipating most of the power
but less than in normal operation. The short-circuit ripple
current is determined by the minimum on-time, tON(MIN),
of the LTC3773 (less than 200ns), the input voltage and
inductor value:
IL(SC)
= tON(MIN)


VIN
L


The resulting short-circuit current is:
ISC
=
15mV
RSENSE

1
2
IL(SC)
Disable Current Foldback at Start-Up
At start-up, if the potential at the TRACK pin is lower than
0.54V, the LTC3773 current comparator threshold voltage
22
stays at 75mV and the regulator current limit remains at
its rated value. This feature allows the LTC3773 to power
the core and I/O of low voltage FPGAs.
When power is first applied to an FPGA, the device can
draw current several times its normal operating current.
This power-on surge current is due to the programmable
nature of FPGAs. When the FPGA powers up, before ini-
tialization, the RAM cells are briefly in a random state. This
results in contention at the interconnect and significant
power dissipation. The duration of the power-on surge
current is typically quite brief but can cause problems
for power supply designs. LTC3773 views currents that
are outside the normal operation range as possible short-
circuits. Disabling the current foldback at startup allows
the regulator to provides a higher surge current to meet
the FPGA’s requirement. Nevertheless, when calculating
the current sense resistor value for FPGA power supply
applications, the computed output current value must be
higher than the power-on surge current to allow a proper
startup.
Fault Conditions: Overvoltage Protection
A comparator monitors the output for overvoltage
conditions. The comparator (OV) detects overvoltage
faults greater than 3.75% above the nominal output volt-
age. When this condition is sensed, the top MOSFET is
turned off and the bottom MOSFET is turned on until the
overvoltage condition is cleared. The bottom MOSFET
remains on continuously for as long as the OV condition
persists. If VOUT returns to a safe level, normal operation
automatically resumes.
Note that under extreme power-up conditions, e.g. with
high input voltage, a small inductor and a small soft-start
capacitor, once the OV comparator trips, the output volt-
age might continue to charge above the rated value until
the energy in the inductor is depleted. The peak of the
overshoot might be higher than the rated voltage of the
output capacitors.
Phase-Locked Loop and Frequency Synchronization
The LTC3773 has a phase-locked loop (PLL) comprised of
an internal voltage-controlled oscillator (VCO) and a phase
detector. This allows the turn-on of the external N channel
3773fb