IS66WVC1M16ALL Datasheet, PDF (55/67 Pages) Integrated Silicon Solution, Inc – Mixed Mode supports asynchronous write and synchronous read operation

IS66WVC1M16ALL
IS67WVC1M16ALL
Figure 40: Burst READ interrupted by Burst WRITE
CLK
Address
DQ0-
DQ15
VALID
ADDRESS
t_SP t_HD
ADV#
t_CSP
CE#
WRITE burst interrupted with new WRITE
t_ACLK
VALID
ADDRESS
t_KOH
VALID
OUTPUT
t_OHZ
VALID VALID VALID
INPUT INPUT INPUT
VALID
INPUT
t_CEM (Note3)
t_HD
UB#/LB#
WE#
t_SP t_HD
t_BOE
OE#
t_CEW
HiZ
WAIT
t_KHTL
Notes:
1. Non-default BCR settings for burst READ interrupted by burst WRITE: fixed or variable latency;
latency code 2 (3 clocks); WAIT active LOW; WAIT asserted during delay. All bursts shown
for variable latency; no refresh collision.
2. Burst interrupt shown on first allowable clock (such as after the first data received by the controller).
3. CE# can stay LOW between burst operations, but CE# must not remain LOW longer than tCEM
Rev.A | October 2013
www.issi.com – [e-mail]
55