IS66WVC1M16ALL Datasheet, PDF (53/67 Pages) Integrated Silicon Solution, Inc – Mixed Mode supports asynchronous write and synchronous read operation

IS66WVC1M16ALL
IS67WVC1M16ALL
Figure 38: Burst WRITE followed by Burst READ
CLK
t_CLK
t_ABA
Address
DQ0-
DQ15
ADV#
VALID
ADDRESS
t_SP t_HD
t_AS
t_AS
t_CSP
CE#
UB#/LB#
WE#
t_SP ^tHD
OE#
t_CEW
HiZ
WAIT
t_SP t_HD
VALID
ADDRESS
t_SP t_HD
DATA IN DATA IN DATA INDATA IN
t_ACLK t_KOH
VALID VALID VALID VALID
OUTPUTOUTPUTOUTPUTOUTPUT
t_CEM
t_SPt_HD
t_CBPH
t_CEM
t_HD
t_KHTL
HiZ ^tCEW
t_OLZ
t_BOE
t_KHTL
t_OHZ
t_HZ
Notes:
1. Non-default BCR settings for burst WRITE followed by burst READ; latency code two (three clocks);
WAIT active LOW; WAIT asserted during delay.
2. A refresh opportunity must be provided every tCEM. A refresh opportunity is satisfied by either of the
following two conditions: a) clocked CE# HIGH, or b) CE# HIGH for longer than 15ns. CE# can stay
LOW between burst READ and burst WRITE operations, but CE# must not remain LOW longer than
tCEM. See burst interrupt diagram (Figure 39 through 44) for cases where
CE# stay LOW between bursts.
Rev.A | October 2013
www.issi.com – [e-mail]
53