English
Language : 

IS66WVD2M16DALL Datasheet, PDF (40/52 Pages) Integrated Silicon Solution, Inc – Single device supports asynchronous and burst operation
IS66WVD2M16DALL
Figure 25: Four-Word Burst READ Operation – Fixed Latency
CLK
Address
ADQ0-
ADQ15
ADV#
CE#
UB#/LB#
WE#
VALID
ADDRESS
tSP
tHD
VALID
ADDRESS
tSP
tHD
tCSP
tSP
tSP tHD
OE#
tKW
WAIT HiZ
tAA
tAADV
tCO
tKOH
VALID
OUTPUT
VALID
OUTPUT
tCEM
tOLZ
tOE
tKW
tCLK
VALID
OUTPUT
VALID
OUTPUT
tHZ
tHD tCBPH
tHD
tWZ
Read Burst Identified (WE#=HIGH)
Notes:
1. Non-default fixed latency BCR settings for 4-word burst READ operation: Fixed latency;
latency code two (three clocks); WAIT active LOW; WAIT asserted during delay.
Rev. A | May 2012
www.issi.com - SRAM@issi.com
40