IS66WVD2M16DALL Datasheet, PDF (36/52 Pages) Integrated Silicon Solution, Inc – Single device supports asynchronous and burst operation

IS66WVD2M16DALL
Figure 21: Single Access Burst READ Operation – Variable Latency without refresh collision
CLK
t_ABA
t_CLK
Address
ADQ0-
ADQ15
ADV#
CE#
UB#/LB#
VALID
ADDRESS
t_SP
t_HD
VALID
ADDRESS
t_SP
t_HD
t_CSP
t_SP
t_ACLK
t_KOH
VALID
OUTPUT
t_CEM
t_HD
t_HD
WE#
t_OLZ
OE#
t_KW
WAIT ^HiZ
t_OE
t_KW
t_OHZ
Read Burst Identified (WE#=HIGH)
Notes:
1. Non-default variable latency BCR settings for single-access burst READ operation: Latency
code two (three clocks); WAIT active LOW; WAIT asserted during delay.
Rev. A | May 2012
www.issi.com - [e-mail]
36