D2-45057_14 Datasheet, PDF (24/31 Pages) Intersil Corporation – Intelligent Digital Amplifier PWM Controller and Audio Processor

D2-45057, D2-45157
TABLE 5. MULTI-FUNCTION I/O CONTROL PIN ASSIGNMENT AND OPERATION
PIN
NAME
PIN STATE DURING
INITIALIZATION
I/O
FUNCTION
PIN STATE DURING OPERATION
I/O
FUNCTION
CONNECTION REFERENCE
TEMPREF/ Output SPI Cock Output.
SCK
Input
Temperature Monitor
Reference. Used for
Temperature Monitoring
Algorithm.
Typical connection is to 49.9kΩ
resistor as temperature monitor
reference. Available for SPI connect
if SPI is used in application.
VOL1/
MISO
Input SPI Master Input or Slave
or Output. Function (Master or
Output Slave) determined by nSS
input state.
Input
Volume Control Phase-B
input. Used for Monitoring
Rotary-Encoder Volume
Control.
Typical connection to +3.3V with
10kΩ pull-up resistors, and to 2-bit
volume control encoder.
TEMP1/
MOSI
Output SPI Master Output or Slave
or Input. Function (Master or
Input Slave) determined by nSS
input state.
I/O Temperature monitor
Typical connection is to 100kΩ NTC
reference I/O pin. Used for resistor as temperature monitor
Temperature Monitoring
reference. Available for SPI connect
Algorithm.
if SPI is used in application.
nERROR/
CFG0
Input
(CFG0) Configuration Mode
Input Select. Uses pull-up or
pull-down to set logic input
level, to define one of 4
amplifier configurations.
Output Active-Low Output Amplifier
Protection and Monitoring
Status Indication.
Connects to +3.3V or to ground with
10 kΩ resistor, to select logic high or
low for setting configuration. Also
connects to input of monitor or
indicator circuit to provide status.
(Referenced as “PSTEMP” on some
reference designs.)
PSSYNC/
CFG1
Input
(CFG1) Configuration Mode
Input Select. Uses pull-up or
pull-down to set logic input
level, to define one of 4
amplifier configurations.
Output Sync Output for
Synchronizing On-Board
Power Supply regulator.
Connects to +3.3V or to ground with
10kΩ resistor, to select logic high or
low for setting configuration. Also
connects to clock sync input of
on-board switching regulator.
(Referenced as “PSCURR” on some
reference designs.)
VOL0/
nSS
Input SPI Slave Select.
Input
Volume Control Phase-A
input. Used for monitoring
rotary-encoder volume
control.
Typical connection to +3.3V with
10kΩ pull-up resistors, and to 2-bit
volume control encoder.
Configuration Setting
The configuration mode is assigned through two pairs of
pin settings. When the D2-45057, D2-45157 device exits
its reset state, the logic status of the PSSYNC/CFG1 and
nERROR/CFG0 pins is latched into internal device
registers. During this initialization time, these pins
operate as logic inputs. After completion of the
initialization and the internal firmware begins executing,
these pins are re-assigned as outputs for their shared
functions, and the internal latched logic state that defines
the configuration mode remains until the device is
powered down or reset again. The OCFG0 and OCFG1 pin
status is not latched; those pins are to remain in their
pull-up or pull-down state.
Selection of one of the four configuration modes is
defined by strapping the configuration pins high or low:
• OCFG0 and OCFG1, to define the output power stage
configuration;
• and nERROR/CFG0 and PSSYNC/CFG1 pins to define
the amplifier and channel configuration
These four pins are connected to either a high (+3.3V)
level or low (ground = 0) level. Connection should be
through a 10kΩ resistor, and not directly to supply or
ground.
Table 6 shows the audio processing channel
assignment, audio content, and output assignments for
each of the four configuration modes.
• Both pairs of configuration setting pins (OCFG0,
OCFG1) and (PSSYNC/CFG1, nERROR/CFG0) must be
used and both must be set to the same configuration
mode.
In modes 2 and 3, the filtering for high and low pass
crossovers is applied to the audio signal flow path,
enabling the appropriate high or low pass content to be
properly filtered for the PWM output channels.
24
FN6785.0
July 29, 2010