X45620 Datasheet, PDF (17/20 Pages) Intersil Corporation – Dual Voltage Monitor with Integrated System Battery Switch and EEPROM

X45620
Figure 15. Random Read Sequence
S
S
Signals from
the Master
T
A
R
Slave
Address
Word Address
Byte 1
Word Address
Byte 0
T
A
R
Slave
Address
S
T
O
T
T
P
SDA Bus
S 1 0 1 0 0 S₁S₀ 0
S
1
P
Signals from
the Slave
A
A
A
C
C
C
K
K
K
A
C
Data
K
Figure 16. Sequential Read Sequence
Signals from
Slave
A
the Master
Address
C
K
SDA Bus
Signals from
the Slave
S S1S0 1
A
C
K
Data
(1)
Sequential Read
Sequential reads can be initiated as either a current
address read or random read. The first Data Byte is
transmitted as with the other modes; however, the
master now responds with an acknowledge, indicating
it requires additional data. The device continues to
output data for each acknowledge received. The master
terminates the read operation by not responding with an
acknowledge and then issuing a stop condition.
The data output is sequential, with the data from
address n followed by the data from address n + 1.
The address counter for read operations increments
through all byte addresses, allowing the entire memory
contents to be read during one operation. At the end of
the address space the counter “rolls over” to address
0000h and the device continues to output data for
each acknowledge received. Refer to Figure 16 for the
acknowledge and data transfer sequence.
CONTROL REGISTER (CR)
The Control Register is located in an area logically
separated from the array and is only accessible via a
byte write to the register address of FFFFH. The Con-
trol Register is physically part of the array.
The CR can only be modified by performing a byte write
operation directly to the address of the register and only
one data byte is allowed for each register write operation.
Prior to initiating a nonvolatile write to the CR, the WEL
and RWEL bits must be set using a two step process,
with the whole sequence requiring 3 steps.
A
A
S
C
C
T
K
K
O
P
P
Data
(2)
Data
(n–1)
Data
(n)
(n is any integer greater than 1)
The user must issue a stop, after sending this byte to
the register, to initiate the high voltage cycle that
writes PUP, WD1, WD0, BP1, BP0 and WPEN to the
nonvolatile bits. The part will not acknowledge any
data bytes written after the first byte is entered. A stop
must also be issued after a volatile register write oper-
ation to put the device into Standby. After a write to the
CR, the address counter contents are undefined.
The state of the CR can be read by performing a ran-
dom read at the address of the register at any time.
Only one byte is read by the register read operation.
The part will reset itself after the first byte is read. The
master should supply a stop condition to be consistent
with the bus protocol, but a stop is not required to end
this operation. After the read of the CR, the address
counter contents are reset to zero, but the user will be
told these bits are undefined and instructed to do a
random read.
Table 1. Control Register
7
6
5 43
2
10
WPEN WD1 WD0 BP1 BP0 RWEL WEL PUP
RWEL: Register Write Enable Latch (Volatile)
The RWEL bit must be set to “1” prior to a write to
Control Register.
17
FN8250.0
July 29, 2005