80C86_06 Datasheet, PDF (10/37 Pages) Intersil Corporation – CMOS 16-Bit Microprocessor

80C86
CLK
ALE
S2-S0
(4 + NWAIT) = TCY
(4 + NWAIT) = TCY
T1
T2
T3
TWAIT
T4
T1
T2
T3
TWAIT T4
GOES INACTIVE IN THE STATE
JUST PRIOR TO T₄
ADDR/
STATUS
ADDR/DATA
RD, INTA
READY
DT/R
DEN
WR
BHE,
A19-A16
A15-A0
S7-S3
BUS RESERVED
FOR DATA IN
D15-D0
VALID
BHE
A19-A16
S7-S3
A15-A0
DATA OUT (D15-D0)
READY
WAIT
READY
WAIT
MEMORY ACCESS TIME
FIGURE 3. BASIC SYSTEM TIMING
150