80960MC Datasheet, PDF (4/39 Pages) Intel Corporation – EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT

80960MC
FIGURES
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
80960MC Programming Environment ........................................................................................ 1
Instruction Formats .................................................................................................................... 4
Multiple Register Sets Are Stored On-Chip ............................................................................... 6
Connection Recommendations for Low Current Drive Network .............................................. 13
Connection Recommendations for High Current Drive Network .............................................. 13
Typical Supply Current vs. Case Temperature ........................................................................ 14
Typical Current vs. Frequency (Room Temp) .......................................................................... 14
Typical Current vs. Frequency (Hot Temp) .............................................................................. 15
Worst-Case Voltage vs. Output Current on Open-Drain Pins .................................................. 15
Capacitive Derating Curve ....................................................................................................... 15
Test Load Circuit for Three-State Output Pins ......................................................................... 16
Test Load Circuit for Open-Drain Output Pins ......................................................................... 16
Drive Levels and Timing Relationships for 80960MC Signals ................................................. 18
Timing Relationship of L-Bus Signals ................................................................................ ...... 19
System and Processor Clock Relationship ............................................................................. . 19
Processor Clock Pulse (CLK2) ................................................................................................ 21
RESET Signal Timing .............................................................................................................. 21
HOLD Timing ........................................................................................................................... 22
132-Lead Pin-Grid Array (PGA) Package ................................................................................ 23
80960MC PGA Pinout—View from Bottom (Pins Facing Up) .................................................. 24
80960MC PGA Pinout—View from Top (Pins Facing Down) .................................................. 25
25 MHz Maximum Allowable Ambient Temperature ................................................................ 29
Non-Burst Read and Write Transactions Without Wait States ................................................. 30
Burst Read and Write Transaction Without Wait States .......................................................... 31
Burst Write Transaction with 2, 1, 1, 1 Wait States .................................................................. 32
Accesses Generated by Quad Word Read Bus Request, Misaligned Two Bytes from
Quad Word Boundary (1, 0, 0, 0 Wait States) ......................................................................... 33
Interrupt Acknowledge Transaction ......................................................................................... 34
Bus Exchange Transaction (PBM = Primary Bus Master, SBM = Secondary Bus Master) ..... 35
TABLES
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
80960MC Instruction Set ........................................................................................................... 3
Memory Addressing Modes ....................................................................................................... 4
Sample Floating-Point Execution Times (µs) at 25 MHz ........................................................... 7
80960MC Pin Description: L-Bus Signals .................................................................................. 9
80960MC Pin Description: Support Signals ............................................................................. 11
DC Characteristics ................................................................................................................... 17
80960MC AC Characteristics (25 MHz) ...................................................................................20
80960MC PGA Pinout — In Pin Order .....................................................................................26
80960MC PGA Pinout — In Signal Order ................................................................................ 27
80960MC PGA Package Thermal Characteristics ................................................................... 28
iv