English
Language : 

92HD87 Datasheet, PDF (24/204 Pages) Integrated Device Technology – SINGLE CHIP PC AUDIO SYSTEM
92HD87
SINGLE CHIP PC AUDIO SYSTEM, CODEC+STEREO SPEAKER AMPLIFIER+CAPLESS HP+LDO
BTL SD
0
0
0
0
0
0
0
0
1
1
BTL SD
MODE
0
0
0
0
1
1
1
1
0
1
BTL SD INV
0
0
1
1
0
0
1
1
EAPD Pin
State
0
1
0
1
0
1
0
1
NA
NA
NA
NA
Amp State
Amplifier is mute
Amplifier is active
Amplifier is active
Amplifier is mute
Amplifier is in a low power state (default1)
Amplifier is active
Amplifier is active
Amplifier is in a low power state
Amplifier follows pin/function group power state and will mute
when disabled
Amplifier follows pin/function group power state and will enter a
low power state when disabled
Table 6. BTL Amp Status
1.EAPD bit is set to one by default but the EAPD state is 0 after power-on reset because the function group is not in
D0. The state after a single or double function group reset will be compliant with HDA015-B.
HP SD
0
0
0
0
0
0
0
0
1
1
HP SD
MODE
0
0
0
0
1
1
1
1
0
1
HP SD INV
0
0
1
1
0
0
1
1
NA
NA
EAPD Pin
State
0
1
0
1
0
1
0
1
NA
NA
Headphone Amp State
Amplifier is mute
Amplifier is active
Amplifier is active
Amplifier is mute
Amplifier is in a low power state (default1)
Amplifier is active
Amplifier is active
Amplifier is in a low power state
Amplifier follows pin/function group power state and will
mute when disabled
Amplifier follows pin/function group power state and will
enter a low power state when disabled
Table 7. Headphone Amp Enable Configuration
1.EAPD bit is set to one by default but the EAPD state is 0 after power-on reset because the function group
is not in D0. The state after a single or double function group reset will be compliant with HDA015-B.
BEEP
Override
0
1
EAPD Pin value1
Description
Forced to low when in D2
or D3
Always follows EAPD bit
Follows description in HD Audio spec. External amplifier is shut down when pin or function
group power state is D2 or D3 independent of value in EAPD bit.
Power state is ignored and EAPD pin follows EAPD bit value only to allow PC_Beep support
in D2 and D3
Table 8. EAPD Low Power Behavior
1. When pin is enabled as Open Drain or CMOS output.
IDT CONFIDENTIAL
24
©2009 INTEGRATED DEVICE TECHNOLOGY, INC.
V 0.995 01/11
92HD87