MB86391 Datasheet, PDF (9/69 Pages) Fujitsu Component Limited. – MPEG2 1chip Audio/Video Encoder

FUJITSU LIMITED
Proprietary and Confidential
1.4 Block Diagram
Fig. 1.4 shows a block outline diagram of this LSI and Table 1.4 lists the functional overviews of major blocks.
Serial interface
Host/SDRAM
interface
Host/SDRAM
interface
controller
Serial interface
controller
Boot
ROM
Controller
(32bit RISC
processor)
Video input interface
Video encoding
SDRAM
interface
Audio input interface
Clock input
(27MHz)
TBC controller
Video encoder
Audio encoder
27MHz
PLL
54MHz
Multiplexer
Bit stream output
port
SRAM
(8k× 8)
MB86391
Fig. 1.4 : MB86391 block diagram
Table 1.4 : Overview of major block functions
Block name
Functional overview
Video encoder
Audio encoder
Multiplexer
Controller
TBC controller
Host/SDRAM interface controller
Serial interface
controller
Video PES converter
DMA controller
Boot ROM
Encodes video data input from the TBC controller to create video streams.
Encodes audio data input from outside to create audio streams.
Multiplexes video and audio streams generated by video and audio
encoders to generate 8bit parallel stream data for output to outside.
Controls the entire MB86391 using dedicated firmware.
Stores video data input from outside in an external SDRAM and theninput it
to the video encoder. The TBC (Time Base Corrector) function is
accomplished by buffering video data in the SDRAM.
Arbitrates SDRAM and MB86391 internal register access requests from
MB86391 internal blocks and external master devices. Also used as the
command interface with the host.
Downloads dedicated firmware to the external SDRAM via this interface at
the time of serial booting. Also used as a command interface with the host.
Converts the format of video streams the video encoder has generated and
outputs to the multiplexer.
Controls DMA transfer among MB86391 blocks and external SDRAMs.
Stores the boot program for the internal controller.
MB86391
Product Specification
Rev. 1.1
12, November 2001
5