MB86391 Datasheet, PDF (25/69 Pages) Fujitsu Component Limited. – MPEG2 1chip Audio/Video Encoder

(b) Single read
BCLK(O)
XBREQ(I)
XBMREQ(I)
XBGRNT(O)
XAS( I/O)
XRDWR( I/O)
ADRS27:26, 17:2(I/O)
XCS5,4,0(O)
XREADY( I/O)
D31:0( I/O)
XBUSEN(O)
BUSDIR(O)
All ‘H ’
All ‘H ’
FUJITSU LIMITED
Proprietary and Confidential
All ‘H’
RA
CA
All ‘H ’
All ‘ H’
Fig. 3.1.1.2b: SDRAM access timing (Single read)
(1) The external master asserts XBREQ and requests for bus privilege.
(2) Before granting bus privilege, the MB86391 sets XAS, XRDWR, ADRS27:26,17:2 and D31:0 to
Hi−Z and BUSDIR to 'L' (write direction) and then asserts XBGRNT and XBUSEN to grant bus
privilege to the external master.
(3) The external master outputs valid data to XRDWR and ADRS27:26, 17:2 and asserts the XAS
signal. Note that XBREQ must be asserted up to this cycle.
(4) The MB86391 fetches the address and control signal statuses in (3) and then negates XBGRNT.
At negation of XBGRNT, the external master needs to set XAS, XRDWR and ADRS27:26, 17:2to
Hi−Z.
(5) The MB86391 re−outputs the address fetched in (4) to the SDRAM at the command.
(6) The MB86391 sets BUSDIR to ’H’ (read direction) to allow read data output.
(7) The MB86391 asserts the XREADY signal during the SDRAM data read cycle and notifies it to
the external master.
(8) The MB86391 negates XBUSEN and resets to its normal state.
Note: After negating XREADY, the next request for bus privilege (asserting XBREQ) is
allowed.
MB86391
Product Specification
Rev. 1.1
12, November 2001
21