MB82DBS08164C-70L Datasheet, PDF (44/58 Pages) Fujitsu Component Limited. – 128 M Bit (8 M word×16 bit) Mobile Phone Application Specific Memory

MB82DBS08164C-70L
(20) Synchronous Write Timing 2 (WE Single Clock Pulse Control)
RL = 5
CLK
Address
tASVL
ADV
Address
Valid
tAHV
tVSCK
tCKVH
tVPL
tASCL
CE1
tCLCK
tWCB
OE
High
tWSCK tCKWH
WE
tBSCK
LB, UB
tASVL
tASCL
Address
Valid
tVSCK
tAHV
tCKVH
tVPL
tCLCK
tCP
tCKCLH
tWSCK
tCKWH
tCKBH
WAIT
High-Z
tWLTH
DQ
tDSCK tDSCK
tDSCK
tCHTZ
D1
D2
tDHCK
DBL
tDHCK
tWLTH
Note : This timing diagram assumes CE2 = H, the valid clock edge on rising edge and BL = 8 or 16.
44