33910 Datasheet, PDF (27/44 Pages) Freescale Semiconductor, Inc – LIN System Basis Chip with 2x60mA High Side Drivers

FUNCTIONAL DEVICE OPERATIONS
OPERATIONAL MODES
• Cyclic sense wake-up inputs
• Force wake-up
• LIN wake-up
WINDOW WATCHDOG
The 33910 includes a configurable window watchdog
which is active in Normal Mode. The watchdog can be
configured by an external resistor connected to the WDCONF
pin. The resistor is used to achieve higher precision in the
timebase used for the watchdog.
SPI clears are performed by writing through the SPI in the
MOD bits of the MCR.
During the first half of the SPI timeout watchdog clears are
not allowed; but after the first half of the PSPI-timeout window
the clear operation opens. If a clear operation is performed
outside the window, the 33910 will reset the MCU, in the
same way as when the watchdog overflows.
WINDOW CLOSED
NO WATCHDOG CLEAR
ALLOWED
WINDOW OPEN
FOR WATCHDOG
CLEAR
WD TIMING X 50%
WD TIMING X 50%
WD PERIOD (t_PWD)
WD TIMING SELECTED BY REGISTER
ON WDCONF PIN
Figure 16. Window Watchdog Operation
To disable the watchdog function in Normal Mode the user
must connect the WDCONF pin to ground. This measure
effectively disables Normal Request Mode. The WDOFF bit
in the WDSR will be set. This condition is only detected
during Reset Mode.
If neither a resistor nor a connection to ground is detected,
the watchdog falls back to the internal lower precision
timebase of 150ms (typ.) and signals the faulty condition
through the WDSR.
The watchdog timebase can be further divided by a
prescaler which can be configured by the TIMCR. During
Normal Request Mode, the window watchdog is not active
but there is a 150ms (typ.) timeout for leaving the Normal
Request Mode. In case of a timeout, the 33910 will enter into
Reset Mode, resetting the microcontroller before entering
again into Normal Request Mode.
HIGH SIDE OUTPUT PINS HS1 AND HS2
These outputs are two high side drivers intended to drive
small resistive loads or LEDs incorporating the following
features:
• PWM capability (software maskable)
• Open load detection
• Current limitation
• Over-temperature shutdown (with maskable interrupt)
• High-voltage shutdown (software maskable)
• Cyclic sense
The high side switches are controlled by the bits HS1:2 in
the High Side Control Register (HSCR).
PWM Capability (direct access)
Each high side driver offers additional (to the SPI control)
direct control via the PWMIN pin.
If both the bits HS1 and PWMHS1 are set in the High Side
Control Register (HSCR), then the HS1 driver is turned on if
the PWMIN pin is high and turned of if the PWMIN pin is low.
This applies to HS2 configuring HS2 and PWMHS2 bits.
Analog Integrated Circuit Device Data
Freescale Semiconductor
33910
27