English
Language : 

S9S08SG8E2MTJ Datasheet, PDF (240/320 Pages) Freescale Semiconductor, Inc – MC9S08SG8 MC9S08SG4 Data Sheet Addendum
Chapter 16 Timer Pulse-Width Modulator (S08TPMV3)
BKGD/MS
RESET
HCS08 CORE
CPU
BDC
HCS08 SYSTEM CONTROL
RESETS AND INTERRUPTS
MODES OF OPERATION
POWER MANAGEMENT
COP
LVD
USER FLASH
(MC9S08SG8 = 8,192 BYTES)
(MC9S08SG4 = 4096 BYTES)
USER RAM
(MC9S08SG8 = 512 BYTES)
(MC9S08SG4 = 256 BYTES)
REAL-TIME COUNTER (RTC)
40-MHz INTERNAL CLOCK
SOURCE (ICS)
LOW-POWER OSCILLATOR
31.25 kHz to 38.4 kHz
1 MHz to 16 MHz
(XOSC)
SEE NOTE 3
VDD
VSS
VOLTAGE
REGULATOR
VDDA
VSSA
VREFH
VREFL
DEBUG MODULE (DBG)
8-BIT MODULO TIMER
MODULE (MTIM)
IIC MODULE (IIC)
TCLK
SCL
SDA
SERIAL PERIPHERAL
INTERFACE MODULE (SPI)
SS
MISO
MOSI
SPSCK
SERIAL COMMUNICATIONS
INTERFACE MODULE (SCI)
16-BIT TIMER/PWM
MODULE (TPM1)
RxD
TxD
TCLK
TPM1CH0
TPM1CH1
16-BIT TIMER/PWM
MODULE (TPM2)
TCLK
TPM2CH0
TPM2CH1
EXTAL
XTAL
ANALOG COMPARATOR
(ACMP)
ACMPO
ACMP–
ACMP+
PTA3/PAI3/SCL/ADP3
PTA2/PAI2/SDA/ADP2/ACMPO
PTA1/PIA1/TPM2CH0/ADP1/ACMP–
PTA0/PIA0/TPM1CH0/TCLK/ADP0/ACMP+
SEE NOTE 1, 2
PTB7/SCL/EXTAL
PTB6/SDA/XTAL
PTB5/TPM1CH1/SS
PTB4/TPM2CH1/MISO
PTB3/PIB3/MOSI/ADP7
PTB2/PIB2/SPSCK/ADP6
PTB1/PIB1/TxD/ADP5
PTB0/PIB0/RxD/ADP4
SEE NOTE 1, 2
PTC3/ADP11
PTC2/ADP10
PTC1/TPM1CH1/ADP9
PTC0/TPM1CH0/ADP8
10-BIT
ANALOG-TO-DIGITAL
CONVERTER (ADC)
ADP11-ADP0
NOTES
= Pin can be enabled as part of the ganged output drive feature.
NOTE 1: Port B not available on 8-pin packages
NOTE 2: Port C not available on 8-pin or 16-pin packages.
NOTE 3: VDDA/VREFH and VSSA/VREFL, are double bonded to VDD and VSS respectively.
Figure 16-1. MC9S08SG8 Block Diagram with TPM Modules Highlighted
16.1.3 TPMV3 Differences from Previous Versions
The TPMV3 is the latest version of the Timer/PWM module that addresses errata found in previous
versions. The following section outlines the differences between TPMV3 and TPMV2 modules, and any
considerations that should be taken when porting code.
MC9S08SG8 MCU Series Data Sheet, Rev. 7
236
Freescale Semiconductor