English
Language : 

XRT94L33_2 Datasheet, PDF (747/810 Pages) Exar Corporation – 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SDH REGISTERS
Rev222...000...000
XRT94L33
333---CCCHHHAAANNNNNNEEELLL DDDSSS333///EEE333///SSSTTTSSS---111 TTTOOO SSSTTTSSS---333///SSSTTTMMM---111 MMMAAAPPPPPPEEERRR ––– SSSDDDHHH RRREEEGGGIIISSSTTTEEERRRSSS
Table 529: Receive STM-0 Path – AUTO AIS Control Register (Address Location= 0xN1BB, where N
ranges in value from 0x05 to 0x07)
BIT 7
Unused
R/O
0
BIT 6
Transmit
AIS-P
(Down-
stream)
Upon C2
Byte
Unstable
R/W
0
BIT 5
Transmit
AIS-P
(Down-
stream)
Upon HP-
UNEQ
R/W
0
BIT 4
Transmit
AIS-P
(Down-
stream)
Upon PLM-
P
R/W
0
BIT 3
Transmit
AIS-P
(Down-
stream)
Upon Path
Trace
Message
Unstable
R/W
0
BIT 2
Transmit
AIS-P
(Down-
stream)
upon
TIM-P
BIT 1
Transmit
AIS-P
(Down-
stream)
upon LOP-P
BIT 0
Transmit
AIS-P
(Down-
stream)
Enable
R/W
R/W
R/W
0
0
0
BIT NUMBER
7
NAME
Unused
TYPE
R/O
DESCRIPTION
6
Transmit AIS-P
R/W Transmit Path AIS (Downstream, towards the corresponding
(Downstream) upon C2
Transmit SONET POH Processor block) upon Declaration of the
Byte Unstable
Unstable C2 Byte Defect Condition:
This READ/WRITE bit-field permits the user to configure the Receive
STM-0 POH Processor block to automatically transmit the Path AIS
(AIS-P) Indicator via the “downstream” traffic (e.g., towards the
corresponding Transmit SONET POH Processor block), anytime (and
for the duration that) it declares the Unstable C2 Byte Defect
condition within the “incoming” STM-0 data-stream.
0 – Does not configure the Receive STM-0 POH Processor block to
automatically transmit the AIS-P indicator (via the “downstream”
traffic, towards the corresponding Transmit SONET POH Processor
block) whenever it declares the “Unstable C2 Byte” defect condition.
1 – Configures the Receive STM-0 POH Processor block to
automatically transmit the AIS-P indicator (via the “downstream”
traffic, towards the corresponding Transmit SONET POH Processor
block) whenever it declares the “Unstable C2 Byte” defect condition.
Note:
The user must also set Bit 0 (Transmit AIS-P Enable) to “1”
to configure the Receive STM-0 POH Processor block to
automatically transmit the AIS-P indicator, in response to
this defect condition.
5
Transmit AIS-P
R/W Transmit Path AIS (Downstream, towards the corresponding
(Downstream) upon HP-
Transmit SONET POH Processor block) upon Declaration of the
UNEQ
HP-UNEQ (Path – Unequipped) Defect Condition:
This READ/WRITE bit-field permits the user to configure the Receive
STM-0 POH Processor block to automatically transmit the Path AIS
(AIS-P) Indicator via the “downstream” traffic (e.g., towards the
corresponding Transmit SONET POH Processor block), anytime (and
for the duration that) it declares the HP-UNEQ defect condition.
0 – Does not configure the Receive STM-0 POH Processor block to
automatically transmit the AIS-P indicator (via the “downstream”
traffic, towards the corresponding Transmit SONET POH Processor
block) whenever it declares the HP-UNEQ defect condition.
1 – Configures the Receive STM-0 POH Processor block to
automatically transmit the AIS-P indicator (via the “downstream”
traffic, towards the corresponding Transmit SONET POH Processor
block) whenever (and for the duration that) it declares the HP-UNEQ
747