English
Language : 

XR88C681CP Datasheet, PDF (70/99 Pages) Exar Corporation – CMOS DUAL CHANNEL UART (DUART)
◁
XR88C681
Receiver Errors
#+   ' (  $ %  %  C3D"    % $
( +  , ("  ( - 2  2 (% +-- $ &
% ( -"  N/O J #+"  '   ' ( + 
' ' "  %% E  (& ' '3 (% ( ' '" 
,(& 2 ,2 (% +-- $ & % ( -  N6O J  #+ 
8 % +"  $    ' '  !(% $ (  L
 $ (+  $  %    (  ' % $( -
5 ( L   ' '  (   ( 
 ( "  $   ' (    2 2 ' $((
(  +-- $ (  %  -(%   N<O J   (%
   (%&  %% (  %% + $
( & (+  5 (  (% $   %' ' $(( +
 ( ' '   ($"  $  , ( % $  ' $
, ( %( -  % $ (  %' L   ' ( $
* 3 * ' $(( (%  % $ B  (% ' $(( (%
$  ' $ %    ( -%  
  C ' ( $ * 3D ' $(( (% +-- $ ( 
%  -(%   N>O J 
  C* 3D ' '  (% $ $ (   8
8  "  +  $ (%  ' ( $  $ $ (  
8  (  5 (    %   C3D
' $(( 
1  ' % $( - C  * 3D (   (%
 E % $ (+ - $  $ +-- $ (  #  
%  -(% 
 '  5 (    %   C3D ' $(( "
%% E  ' ' % (  $ $ (   8"  $
 ' % $( - C  * 3D (   ' $(( (
 ' -(   E % $ (+ - $  $ +-- $ (
 #   %  -(% 
   '  - $  -   #  
 E %   , (+  5G  ' (   $&  
99  #    $(( !(%% + (  '  
5G  $(( !(%%    %  ' '  +
$ !(%% ( (  8"  $ (% ( & (( -  
C $D  $  $ &  ,   99 ' $((
!(%%   8 (% '  & +  $ '  '' 
 &  ' ' % +    (  , %  $
 C $D  #   %  ' %  '  #  
 E %  '' $  (       5G
 99 ' $(( (     $  -(% %
 % (  %   $ & % ( - #NO  $
#N6O +   %  $ *"  % '( &
2' '   (% E( $ (  %    -(% %
   % $  ($ '   $  (( - +  %
'  %  +  %  -(% %   $(%'%% $ (
(  % '( % +  $ %  8  "  $ ( $
$(%'%%( +   ( $  +  %  -(% % 
 %  $ ( Section G.3
G.3 Mode Registers, MR1n and MR2n
 $  -(% %"   %   % '(+& + 
'   %   .% (%  '    
  %  -(% % %   %   ' +(- 
  '  %  -- ( $   $% 3( -
 ' (E %  (% + ' +  %  -(% % 
$(%'%% $ ( Table 26
Bit 7
Rx RTS
Control
 J 7
 J G %
Bit 6
Rx Interrupt
Select
J!G
J 99
Bit 5
Error Mode
J ' 
J *'3
Bit 4
Bit 3
Parity Mode
Select
 J B( ,(&
 J ' ,(&
 J 7 ,(&
 J ( $
Bit 2
Select
Parity
 J 2
 J $$
Bit 1
Bit 0
Select Number of Bits per
Character
 J 6
 J /
 J >
 J =
Note: MR1n for each channel is accessed when the channel’s MR pointer points to MR1. The pointer is set to MR1n by a hardware
RESET or by a “RESET MR POINTER” command invoked via the channel’s command register. After any read or write to
MR1, the MR pointer will automatically point to MR2.
  
Table 26. Mode Registers - MR1A, MR1B
>
 ▷