|
XR88C681CP Datasheet, PDF (18/99 Pages) Exar Corporation – CMOS DUAL CHANNEL UART (DUART) | |||
|
◁ |
XR88C681
C. INTERRUPT CONTROL BLOCK
#
*'3 % % &
(
C#
(
D
(
(
'$%
(
E% %(-
#7" (' & -$ %%$
''
' +
& + +(
-
%4
%( 8$ -(%
* $&
'( 8$ -(%
* $&
'( #
*
2
$ + '($ *3 (
%
*
2
$ +
.(
' $
- +
(
(
%" #," #," #," #,1
#
*'3 '
%(%% +
#
%
-(%% #"
#
%3 -(%% #"
%3$ #
% -(%% #
$
#
;' -(% #; Table 4 (%% %
-(%%" ( $$%% '(
( (
Register
#
#
#
#;
Description
#
% -(%
#
%3 -(%
%3$ #
% -(%
#
;' -(%
Address Location
(in DUART Address Space)
6/ $
&
6/ B(
&
/ $
&
/
Table 4. Listing and Brief Description of Interrupt System Registers
$ % + ' + % -(%%
$+(
$
C.1 Interrupt Status Registers (ISR)
'
% + # (
$('% %% +
(
(
'
$((
% #+
& (% ( (
% -(%%
--$ C (- D"
'%
$(
- '
$((
% (%
''(
- #
-
" '
% + # ( (
$('
'%%" %' %
+ #
E% +
+"
& (
%(' (
+
% $ -(
& $(
-
( (% -(% # %3$ #
%
-(% (+ + # (% %
$ (
Table 54
Bit 7
Input Port
Change
J 7
J G%
Bit 6
Delta Break
B
J 7
J G%
Bit 5
RXRDY/
FFULLB
J 7
J G%
Bit 4
TXRDYB
J 7
J G%
Bit 3
Counter
Ready
J 7
J G%
Bit 2
Delta Break
A
J 7
J G%
Bit 1
RXRDY/
FFULLA
J 7
J G%
Bit 0
TXRDYA
J 7
J G%
Table 5. ISR Bit Format
$+(
((
+
(
- (
$ ' + % (% (%
%
$
ISR[7]: Input Port Change of State
#+ (% ( (% -(' CD"
'
- + % %
$'$ #
, (
% #, #,1 % $
%(' (% (
& $(
- #, (+ #N>O J
#N>O (% '$
, % $ #
,
+(-(
-(% #, *& $(
- #,"
% ( $(
4
(
$(($ #
, (
'
-$ %
+(
% +
($ (
%" +(
-
- +
$($ $%'((
+ #," % Section F
Please note that in order to enable this Interrupt
Condition, the user must do two things:
B( ( $
( +
!((&
-(%"
N14O #
(% %"
% (% %'(+&(
- (' #
,(
% % $ (--
C#
,
-D #
E%
=
|
▷ |