SLFLD25-128J Datasheet, PDF (14/21 Pages) List of Unclassifed Manufacturers – 128 MB to 8 GB 2.5-Inch IDE Flash Drives

SLFLD25-xxxJ(I)
IDE FLASH DRIVE
Status Register
This read only register indicates status of a command
execution. When the BSY bit is “0”, the other bits are valid;
when the BSY bit is “1”, the other bits are not valid. When
the register is read, the interrupt (-IREQ pin) is cleared.
bit7
BSY
bit6
DRDY
bit5
DWF
bit4
DSC
bit3
DRQ
bit2
CORR
bit1
IDX
bit0
ERR
bit Name
7 BSY (BuSY)
6 DRDY (Drive ReaDY)
5 DWF (Drive Write Fault)
4 DSC (Drive Seek Complete)
3 DRQ (Data ReQuest)
2 CORR (CORRected data)
1 IDX (InDeX)
0 ERR (ERRor)
Function
This bit is set when the drive internal operation is executing. When this bit is
set to “1”, other bits in this register are invalid.
If this bit and DSC bit are set to “1”, the drive is capable of receiving the read
and write or seek requests. If this bit is set to “0”, the drive prohibits these
requests. On error, DRDY changes only after the host reads the Status Register.
This bit is set if a fault occurs during the write process.
This bit is set when the requested sector was found.
This bit is set when information can be transferred between the host and data
register.
This bit is set when a correctable data error has occurred and the data has been
corrected.
This bit is always set to “0”.
This bit is set when the previous command has ended in some type of error.
The error information is set in the Error register.
Alternate Status Register
This register is the same as the Status register except that
-IREQ is not negated when data is read.
Command Register
This write only register is used for writing the command that
executes the drive’s operation. The command code is written
in the command register after its parameters are written in
the Task File during the drive ready state. See details under
the ATA COMMAND SPECIFICATIONS.
Document Part Number 61000-02817-109 March 2005 Page 14