CY8CTMG200-32LQXI Datasheet, PDF (124/309 Pages) Cypress Semiconductor – Technical Reference Manual (TRM)

I2C Slave
15.3.5 I2C_CP Register
Address
Name
0,CCh
I2C_CP
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
I2C Current Pointer[4:0]
Bit 0
Access
R : 00
The I²C Current Address Pointer Register (I2C_CP) con-
tains the current address value of the RAM data buffer.
Note When in compatibility mode, this register is not in use.
Bits 4 to 0: I2C Current Pointer[4:0]. This register gets
set at the same time and with the same value as the I2C_BP
Register. After each completed data byte of the current I²C
transaction, the value of this register is incremented by one.
The value rolls over to 0x00 when the master writes the
32nd byte.
The value of this register always determines the location
that read or write data comes from or is written to. This reg-
ister is set to the value contained in the I2C_BP Register on
every start condition detected in the bus.
For additional information, refer to the I2C_CP register on
page 230.
15.3.6 CPU_BP Register
Address
Name
0,CDh
CPU_BP
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
CPU Base Pointer[4:0]
Bit 0
Access
RW : 00
The CPU Base Address Pointer Register (CPU_BP) con-
tains the base address value of the RAM data buffer.
Note When in compatibility mode, this register is not in use.
Bits 4 to 0: CPU Base Pointer[4:0]. This register value is
completely controlled by I/O writes by the CPU. Firmware
routines must set this register. As with the I2C_BP, the value
of this register sets the starting address for the data location
being written or read. When this register is written, the cur-
rent address pointer, CPU_CP, is also updated with the
same value.
The first read or write from/to the I2C_ BUF register start at
this address. The location of the data in subsequent read or
writes is determined by the CPU_CP register value, which
auto increments after each read or write. Firmware makes
certain that the slave device always has valid data or the
data is read before overwritten.
For additional information, refer to the CPU_BP register on
page 231.
15.3.7 CPU_CP Register
Address
Name
0,CEh
CPU_CP
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
CPU Current Pointer[4:0]
Bit 0
Access
R : 00
The CPU Current Address Pointer Register (CPU_CP) con-
tains the current address value of the RAM data buffer.
Note When in compatibility mode, this register is not in use.
Bits 4 to 0: CPU Current Pointer[4:0]. This register is set
at the same time and with the same value as the CPU_BP
Register. Whenever the I2C_BUF Register is written or
read, the CPU_CP increments automatically.
For additional information, refer to the CPU_CP register on
page 232.
124
PSoC CY8CTMG20x and CY8CTST200 TRM, Document No. 001-53603 Rev. *C
[+] Feedback