English
Language : 

SM3G Datasheet, PDF (17/36 Pages) Connor-Winfield Corporation – ULTRA MINIATURE STRATUM 3 MODULE
Register Descriptions and Operation continued
FreeRun_Priority, 0x24 (R/W)
Bit 7 - Bit 5
Reserved
Bit 4
Enable/
Disable
1: Enable
0: Disable
Default: 0
Bit 3
Revertivity
1: Enable
0: Disable
Default: 0
non-revertive
Bit 2 - Bit 0
Priority
0: Highest
3: Lowest
Default: 0
Free Run may be treated like a reference. When it is enabled, Free Run will be entered when all references of higher
priority are lost or masked. If or when a higher priority reference returns, it is switched to if Free Run is set as “re-
vertive”. When disabled, Free Run will be entered only if manually selected or all references fail without an available
Hold Over history. For equal priority value, Free Run will be treated as lower priority.
History_Policy, 0x25 (R/W)
Bit 7 - Bit 1
Reserved
Bit 0
Reference Switch Hold Over
Hisory Policy
0: Rebuild
1: Continue
Bit 0 determines if Hold Over is retained or rebuilt when a reference switch occurs. See Application Notes, Holdover
History Accumulation and Management section.
History_Cmd, 0x26 (R/W)
Bit 7 - Bit 2
Bit 1-0
Hold Over Histroy Commands
01: Save active history to backup history
Reserved
10: Restore active history from backup
11: Flush the active history and accumulation register
00: No command
Bits 0-1 are written to save a holdover history to the backup history, restore the active holdover history from the
backup, or flush the active history. The default value of the register is 00. The last command is latched and
may be read by the application. A flush does not affect the backup history. See Application Notes, Holdover
History Accumulation and Management section.
HoldOver_Time, 0x27 (R)
Bit 7 - Bit 0
Indicates the time since entering the Hold Over state. from 0-255, one bit per hour. Zero in non-Hold Over state and stops at 255.
Cfgdata, 0x30 (R/W)
Bit 7 - Bit 0
Configuration data write register.
Configuration data is written to this register. Internal use only.
Cfgctr_Lo, 0x31 (R)
Bit 7 - Bit 0
Configuration data write counter low byte.
Low order byte of configuration data write counter. Internal use only.
SM3G5 Data Sheet #: TM083 Page 17 of 36 Rev: 05 Date: 01/26/11
© Copyright 2011 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice