English
Language : 

EP7311 Datasheet, PDF (16/54 Pages) Cirrus Logic – HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE
EP7311
High-Performance, Low-Power System on Chip
SDRAM Burst Write Cycle
SDCLK
SDCS
tRAa
SDRAS
SDCAS
ADDR
DATA
SDQM
SDMWE
tCSa
tCSd
tCSa
tCSd
tRAd
tCAa
tCAd
tADv
tADv
ADRAS
ADCAS
tDAd
tDAd
tDAd
tDAd
D1
D2
D3
D4
0
tMWa
tMWd
Figure 5. SDRAM Burst Write Cycle Timing Measurement
Note:
1. Timings are shown with CAS latency = 2
2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading.
Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal
16
©Copyright Cirrus Logic, Inc. 2003
(All Rights Reserved)
DS506PP1