English
Language : 

XMEGAA_09 Datasheet, PDF (439/445 Pages) ATMEL Corporation – Interrupts and Programmable Multi-level Interrupt Controller
8077H–AVR–12/09
XMEGA A
15.1 Features ........................................................................................................176
15.2 Overview ........................................................................................................176
15.3 Port Override .................................................................................................177
15.4 Dead Time Insertion ......................................................................................179
15.5 Pattern Generation ........................................................................................180
15.6 Fault Protection .............................................................................................181
15.7 Register Description ......................................................................................182
15.8 Register Summary .........................................................................................187
16 Hi-Res - High Resolution Extension ................................................... 188
16.1 Features ........................................................................................................188
16.2 Overview ........................................................................................................188
16.3 Register Description ......................................................................................189
16.4 Register Summary .........................................................................................189
17 RTC - Real Time Counter ..................................................................... 190
17.1 Features ........................................................................................................190
17.2 Overview ........................................................................................................190
17.3 Register Description ......................................................................................191
17.4 Register Summary .........................................................................................196
17.5 Interrupt Vector Summary .............................................................................196
18 RTC32 - 32-bit Real Time Counter ...................................................... 197
18.1 Features ........................................................................................................197
18.2 Overview ........................................................................................................197
18.3 Register Description ......................................................................................198
18.4 Register Summary .........................................................................................204
18.5 Interrupt Vector Summary .............................................................................204
19 TWI – Two Wire Interface .................................................................... 205
19.1 Features ........................................................................................................205
19.2 Overview ........................................................................................................205
19.3 General TWI Bus Concepts ...........................................................................206
19.4 TWI Bus State Logic ......................................................................................212
19.5 TWI Master Operation ...................................................................................213
19.6 TWI Slave Operation .....................................................................................215
19.7 Enabling External Driver Interface .................................................................216
19.8 Register Description - TWI ............................................................................217
19.9 Register Description - TWI Master ................................................................217
vi