English
Language : 

AK8855 Datasheet, PDF (26/81 Pages) Asahi Kasei Microsystems – NTSC/PAL Digital Video Decoder
[ASAHI KASEI]
AK8855
When to read out Closed Caption data :
Write “1” to CCRQ-bit of Request VBI Info Register ( W ) [ Sub Address 0x0A ].
When “1” is written to this bit, the AK8855 is put into a wait condition for Closed Caption Data decoding. Then
when Data comes in, it is decoded and after the decoding, “1” is written back to CCDET-bit of Status Register
( R / W ) [ Sub Address 0x10 ].
CCDET-bit right after Reset, is “1” ( it becomes “0” when “1” is written to CCRQ-bit ).
Decoded result is written into Closed Caption 1 Register ( R ) [ Sub Address 0x12 ] and Closed Caption 2
Register ( R ) [ Sub Address 0x13 ] as shown next.
Data in Closed Caption 1 Register and Closed Caption 2 Register are retained till they are over-written with
new data.
Configuration of Closed Caption 1 Register and Closed Caption 2 Register are as follow.
Closed Caption 1 Register (R) [Sub Address 0x12]
Sub Address 0x12
bit 7
bit 6
bit 5
bit 4
CC7
CC6
CC5
CC4
bit 3
CC3
bit 2
CC2
bit 1
CC1
bit 0
CC0
Closed Caption 2 Register (R) [Sub Address 0x13]
Sub Address 0x13
bit 7
bit 6
bit 5
bit 4
bit 3
CC15
CC14
CC13
CC12
CC11
bit 2
CC10
bit 1
CC9
bit 0
CC8
When to read out Closed Caption Extended Data :
Write “1” to EXTRQ-bit of Request VBI Info Register ( W ) [ Sub Address 0x0A ].
When “1” is written to this bit, the AK8855 is put into a wait condition for Extended Data decoding.
Then, when data comes in, it is decoded and after the decoding, “1” is written back to EXTDET-bit of Status
Register ( R / W ) [ Sub Address 0x10 ].
EXTDET-bit right after the Reset, is “1” ( it becomes “0” when “1” is written to EXTRQ-bit ).
Decoded result is written into Extended Data 1 Register ( R ) [ Sub Address 0x14 ] and Extended Data 2
Register ( R ) [ Sub Address ox15 ] as shown next.
Data in Extended Data 1 Register and Extended Data 2 Register are retained till they are over-written with
new data.
Configuration of Extended Data 1 Register and Extended Data 2 Register are as follow.
Extended Data 1 Register (R) [Sub Address 0x14]
Sub Address 0x14
bit 7
bit 6
bit 5
bit 4
EXT7
EXT6
EXT5
EXT4
bit 3
EXT3
bit 2
EXT2
bit 1
EXT1
bit 0
EXT0
Extended Data 2 Register (R) [Sub Address 0x15]
Sub Address 0x15
bit 7
bit 6
bit 5
bit 4
EXT15
EXT14
EXT13
EXT12
bit 3
EXT11
bit 2
EXT10
bit 1
EXT9
bit 0
EXT8
MS0319-E-03
26
2004 / 11