AK4380 Datasheet, PDF (15/21 Pages) Asahi Kasei Microsystems – 100dB 24BIT 96kHz 2CH DAC

ASAHI KASEI
[AK4380]
n Reset Function
When RSTN = “0”, the AK4380’s digital section is powered down but the internal register values are not initialized. The
analog outputs go to VCOM voltage and DZF pin goes to “H”. Figure 7 shows the example of reset by RSTN bit.
RSTN bit
Internal
RSTN bit
3~4/fs (6)
2~3/fs (6)
Internal
State
D/A In
(Digital)
D/A Out
(Analog)
Clock In
MCLK,LRCK,BICK
DZF
Normal Operation
(1)
GD
Digital Block Power-down
Normal Operation
“0” data
(3) (2)
(3)
(4)
Don’t care
2/fs(5)
GD (1)
Notes:
(1) The analog output corresponding to the digital input has a group delay, GD.
(2) Analog outputs go to VCOM voltage.
(3) Click noise occurs at the edges(“↑ ↓”) of the internal timing of RSTN bit. This noise is output even if “0” data is
input.
(4) The external clocks (MCLK, BICK and LRCK) can be stopped in the reset mode (RSTN = “L”).
(5) DZF pin goes to “H” when the RSTN bit becomes to “0”, and goes to “L” at 2/fs after RSTN bit becomes to “1”.
(6) There is a delay, 3~4/fs from RSTN bit "0" to the internal RSTN bit “0”, and 2~3/fs from RSTN bit “1” to the
internal RSTN “1”.
Figure 7. Reset sequence example
MS0018-E-01
- 15 -
2000/8