HMC701LP6CE Datasheet, PDF (35/40 Pages) Hittite Microwave Corporation – 8 GHz 16-Bit Fractional-N Synthesizer

v09.1112
HMC701LP6CE
8 GHz 16-BIT FRACTIONAL-N PLL
Table 34. Reg 18h Auxiliary Oscillator Register 1
Bit
Type
Name
Default
1:0
R/W dsmclk_auxclk_insel
0
3:2
R/W dsmclk_auxclk_modesel
0
6:4
R/W dsmclk_auxclk_divsel
2
7
R/W dsmclk_auxclk_sel
1
8
R/W dsmclk_auxmod_lfsr_en
0
9
R/W dsmclk_auxmod_accum_en
0
11:10
R/W dsmclk_auxmod_mode
0
19:12
R/W dsmclk_auxmod_fracstep
0
22:20
R/W dsmclk_auxmod_lodly
0
Description
Selects the input clk for auxclk Program 0
0:vcodiv
1:xrefsq or sin
2:refdiv
3:ring oscillator from mono, est 300 MHz to
1 GHz
Program 0
0: bypass-no delay
1: pass through w/ delay
2: ring-out constant
3: ring-out seeded/gated
divider selection auxclk value divby Program
010
000 1
001 2
010 4
011 6
100 8
101 10
110 12
111 14
selects auxclk (if=1) as natural reference clk
input of sigma delta Program 1
enables 10-bit lfsr inside the delay modulator
(clocked by auxclk or auxclkb) Program 0
enables 8-bit accumulator inside the delay
modulator (clocked by auxclk or auxclkb)
Program 0
delay modulation mode Program 0
0: auxmod_lodly_in passthrough
1: accumulator based square-wave
2: lfsr (lo-amp)
3: lfsr (hi-amp)
step-size of accumulator (changes square-wave
value once it wraps through 256) Program 0
value of delay-element (when auxmod_mode=0)
or low value used during sq-wave modulation
Program 0
Table 35. Reg 19h Auxiliary Oscillator Register 2
Bit
Type
Name
Default
2:0
R/W dsmclk_auxmod_hidly
7
3
R/W dsmclk_auxmod_clkinv
1
4
R/W dsmclk_auxmod_clkwring
0
Description
hi value of delay element during sq-wave
modulation Program 7h
optionally inverts auxclk as used by the
modulator Program 1
select LKD ringosc to clock the LFSR Program 0
35
Irrliniecgfseoh_{Fpntrsomsoenoasrftiisibtohpingilrirrtdyafi}un_{cpirstnaeeairdsts,ihesbesduydmtehimebaldtypivmlbiAcPeyaanyAhtariorlynooenagslnauoolDrgetn}eofD_:rdvtoheim₉cev_teri_{7cwoistes8issiuspe-fso2l}beur_a.ne5idtSlcis₀eep_evure_-esca₃de_oinf,i3yctnroa_{dop4triaboe3ftenoersrnastascn:oucyrbuHFjipernaaacfirtttteiexnttnoig:}at_{tecner9mhdiga7ehMnrnte8gstlseii-}ao_co2bwff_rlAie_{5ptohn.a0oawtHuelo-tonag3}wnts_{voDe3otveiecr7}eveori_3C,.ctheNnes_{ooor. rpOFOPoorhrndraoenetpTierroei:ccnO7eh8,,nn12od--30lleoi2lngiA9veye-l4rWpay7h,at0yaa0w,n•PRdw.OOowtor.ad.Bdephorl,iaxtocCtn9ietl1hein0oe.e6rcld,maoeNtmrswosf:rwowArwondo.aa,dlno,MagMloAADge.00cv21oic0m8e62s24,-9In10c.6,}
Trademarks and registered trademarks a_Are_pth_pe_lp_ir_cop_ae_tr_ity_oo_nf th_Sei_ur r_pes_ppe_oct_riv_te_: o_Pw_hne_ors_n. _{e: 978-250-33}A₄p₃plic_oa_rtio_an_pS_pu_sp_@po_hrt_i:_tP_tih_teo_.n_ce_o: 1_m-800-ANALOG-D